Digital Circuits in ClaSH

6

6

Ö

90

RA

B

0

R

20

0

Functional Specifications and Type-Directed Synthesis

Christiaan P.R. Baaij

3

Members of the dissertation committee:

Prof. dr. ir.	G.J.M. Smit	University of Twente (promotor)
Dr. ir.	J. Kuper	University of Twente (assistant-promotor)
Prof. dr.	J.C. van de Pol	University of Twente
Prof. dr. ir.	B.R.H.M. Haverkort	University of Twente
Prof. dr.	M. Sheeran	Chalmers University of Technology
Prof. dr. ir.	T. Schrijvers	Katholieke Universiteit Leuven
Prof. dr.	K. Hammond	University of St. Andrews
Prof. dr.	P.M.G. Apers	University of Twente (chairman and secretary)

UNIVERSITY OF TWENTE.

Faculty of Electrical Engineering, Mathematics and Computer Science, Computer Architecture for Embedded Systems (CAES) group

This research is conducted within the Service-oriented Operating



Systems (S(0)OS) project (Grant Agreement No. 248465) supported under the FP7-ICT-2009.8.1 program of the European Commission.

This research is conducted within the Programming Large Scale Heterogeneous Infrastructure (Polca) project (Grant Agreement No. 610686) supported under the FP7-ICT-2013.3.4 program of the European Commission.

CTIT Ph.D. thesis Series No. 14-335 Centre for Telematics and Information Technology University of Twente, P.O. Box 217, NL–7500 AE Enschede



Copyright © 2014 by Christiaan P.R. Baaij, Enschede, The Netherlands. This work is licensed under the Creative Commons Attribution 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by/4.0/.

ISBN	978-90-365-3803-9
ISSN	1381-3617 (CTIT Ph.D. thesis Series No. 14-335)
DOI	10.3990/1.9789036538039

Digital Circuits in $C\lambda aSH$

Functional Specifications and Type-Directed Synthesis

Proefschrift

ter verkrijging van de graad van doctor aan de Universiteit Twente, op gezag van de rector magnificus, prof. dr. H. Brinksma, volgens besluit van het College voor Promoties in het openbaar te verdedigen op vrijdag 23 januari 2015 om 14:45 uur

door

Christiaan Pieter Rudolf Baaij

geboren op 1 februari 1985 te Leiderdorp Dit proefschrift is goedgekeurd door:

Prof. dr. ir.	G.J.M. Smit	(promotor)
Dr. ir.	J. Kuper	(assistent promotor)

Copyright © 2014 Christiaan P.R. Baaij ISBN 978-90-365-3803-9

Abstract

Over the last three decades, the number of transistors used in microchips has increased by three orders of magnitude, from millions to billions. The productivity of the designers, however, lags behind. Designing a chip that uses ever more transistors is complex, but doable, and is achieved by massive replication of functionality. Managing to implement complex algorithms, while keeping non-functional properties, such as area and gate propagation latency, within desired bounds, and thoroughly verifying the design against its specification, are the main difficulties in circuit design.

It is difficult to measure design productivity *quantitatively*; transistors per hour would not be a good measure, as high transistor counts can be achieved by replication. As a motivation for our work we make a *qualitative* analysis of the tools available to circuit designers. Furthermore, we show how these tools manage the complexity, and hence improve productivity. Here we see that progress has been slow, and that the same techniques have been used for over 20 years. Industry standard languages, such as VHDL and (System)Verilog, do provide means for abstractions, but they are distributed over separate language constructs and have ad hoc limitations. What is desired is a single abstraction mechanism that can capture most, if not all, common design patterns. Once we can abstract our common patterns, we can reason about them with rigour. Rigorous analysis enables us to develop correct-by-construction transformations that capture trade-offs in the non-functional properties. These correct-by-construction transformations give us a straightforward path to reaching the desired bounds on non-functional properties, while significantly reducing the verification burden.

We claim that functional languages can be used to raise the abstraction level in circuit design. Especially higher-order functional languages, where functions are first-class and can be manipulated by other functions, offer a single abstraction mechanism that can capture many design patterns. An additional property of functional languages that make them a good candidate for circuit design is purity, which means that functions have no side-effects. When functions are pure, we can reason about their composition and decomposition locally, thus enabling us to reason formally about transformations on these functions. Without side-effects, synthesis can derive highly parallel circuits from a functional description because it only has to respect the direct data dependencies.

In existing work, the functional language *Haskell* has been used as a host for *embedded* hardware description languages. An embedded language is actually a set of

data types and expressions described within the host language. These data types and expressions then act like the keywords of the embedded language. Functions in the host language are subsequently used to model functions in the embedded language. Although many features of the host language can be used to model equivalent behaviour in the embedded language, this is not true for all features. One of the most important features of the host language that cannot directly be used in the embedded language, are features that model choice, such as pattern matching.

This thesis explores the idea of using the functional language Haskell *directly* as a hardware specification language, and move beyond the limitations of embedded languages. Additionally, where applicable, we can use normal functions from existing Haskell libraries to model the behaviour of our circuits.

There are multiple ways to interpret a function as a circuit description. This thesis makes the choice of interpreting a function definition as a *structural* composition of components. This means that every function application is interpreted as the component instantiation of the respective sub-circuit. Combinational circuits are then described as functions manipulating algebraic data types. Synchronous sequential circuits are described as functions manipulating infinite streams of values. In order to reduce the cognitive burden, and to guarantee synthesisable results, streams cannot be manipulated directly by the designer. Instead, our system offers a limited set of combinators that can safely manipulate streams, including combinators that map combinational functions over streams. Additionally, the system offers streams that are explicitly synchronised to a particular clock and thus enable the design of multi-clock circuits. Proper synchronisation between clock domains is checked by the type system.

This thesis describes the inner workings of our $C\lambda$ aSH *compiler*, which translates the aforementioned circuit descriptions written in Haskell to low-level descriptions in VHDL. Because the compiler uses Haskell directly as a specification language, synthesis of the description is based on (classic) static analysis. The challenge then becomes the reduction of the higher-level abstractions in the descriptions to a form where synthesis is feasible. This thesis describes a term rewrite system (with bound variables) to achieve this reduction. We prove that this term rewrite system *always* reduces a polymorphic, higher-order circuit description to a synthesisable variant. The only restriction is that the root of the function hierarchy is not polymorphic nor higher-order. There are, however, no restrictions on the use of polymorphism and higher-order functionality in the rest of the function hierarchy.

Even when descriptions use high-level abstractions, the C λ aSH compiler can synthesize efficient circuits. Case studies show that circuits designed in Haskell, and synthesized with the C λ aSH compiler, are on par with hand-written VHDL, in both area and gate propagation delay. Even in the presence of contemporary Haskell idioms and abstractions to write imperative code (for a control-oriented circuit), does the C λ aSH compiler create results with decent non-functional properties. To emphasize that our approach enables correct-by-construction descriptions, we demonstrate abstractions that allow us to automatically compose components that use back-pressure as their synchronisation method. Additionally, we show how cycle delays can be encoded in the type-signatures of components, allowing us to catch any synchronisation error at compile-time.

This thesis thus shows the merits of using a modern functional language for circuit design. The advanced type system and higher-order functions allow us to design circuits that have the desired property of being correct-by-construction. Finally, our synthesis approach enables us to derive efficient circuits from descriptions that use high-level abstractions.

viii

SAMENVATTING

Gedurende de laatste drie decennia is het aantal transistors in een processor met drie ordegroottes toegenomen, van miljoenen naar miljarden. De productiviteit van de ontwerpers loopt hier echter op achter. Het ontwerpen van een processor met telkens meer transistors is complex, maar doenlijk, en wordt bereikt door het veelvuldig kopiëren van functionaliteit. Het implementeren van complexe algoritmes, en het daarbij in toom houden van niet-functionele aspecten, zoals oppervlakte en propagatievertraging, en het zorgvuldig verifiëren van het uiteindelijke ontwerp, zijn de voornaamste moeilijkheden in het ontwerpen van digitale circuits.

Het is moeilijk om productiviteit van ontwerpers kwantitatief te bepalen; transistors per uur is geen goede maat, omdat hoge transistoraantallen kunnen worden bereikt door replicatie van functionaliteit. Als motivatie voor ons werk maken we een kwalitatieve analyse van de software die beschikbaar is voor ontwerpers van digitale circuits. Hierbij laten we zien hoe deze software helpt bij het beheersen van de complexiteit en dus de productiviteit verhoogt. We zien dan een geringe voortgang, waarbij dezelfde technieken al meer dan 20 jaar worden gebruikt. Talen die de standaard zijn in de industrie, zoals VHDL en (System)Verilog, verschaffen wel abstractiemogelijkheden, maar deze zijn verspreid over verschillende delen van de taal en hebben ad hoc beperkingen. Het is wenselijk om één abstractiemechanisme te hebben waarmee we veel, dan niet alle, ontwerppatronen kunnen uitdrukken. Wanneer we onze ontwerppatronen kunnen abstraheren, kunnen we er ook grondig over redeneren. Grondige analyses staan ons toe om inherent correcte transformaties te ontwerpen die afwegingen van niet-functionele eigenschappen uitdrukken. Omdat deze transformaties inherent correct zijn, is het mogelijk om tot een ontwerp te komen met de gewenste niet-functionele eigenschappen, zonder dat we extra verificatiestappen hoeven te ondernemen.

Wij beweren dat functionele talen zeer geschikt zijn om het abstractieniveau, van het ontwerpen van digitale circuits, naar een hoger niveau te tillen. Zeker hogereorde functies, waar functies andere functies kunnen bewerken, zijn geschikt als enkel abstractiemechanisme voor vele ontwerppatronen. Een andere eigenschap van functionele talen die ze geschikt maakt voor het ontwerpen van digitale circuits is dat functies vrij zijn van neveneffecten. Omdat functies geen neveneffecten hebben kunnen we op lokaal niveau redeneren over de compositie en decompositie van functies, en zodanig ook formeel redeneren over transformaties van deze functies. Vrij van neveneffecten, kan het syntheseproces zeer parallelle circuits afleiden van zo'n functionele beschrijving, omdat er alleen rekening gehouden hoeft te worden met directe afhankelijkheden. In bestaand werk is er gekeken naar het gebruik van de functionele taal *Haskell* als kadertaal voor *ingebedde* hardwarebeschrijvingstalen. Zo'n ingebedde taal is eigenlijk een verzameling van datatypes en functies beschreven in de kadertaal, waar deze functies en datatypes dienen als trefwoorden van de ingebedde taal. Alhoewel vele aspecten van de kadertaal gebruikt kunnen worden om equivalente aspecten in de ingebedde taal uit te drukken, geldt dat niet zo voor alle aspecten van de kadertaal. Eén van de belangrijkste aspecten van de kadertaal die niet in de ingebedde taal gebruikt kan worden, zijn de aspecten die keuze uit kunnen drukken, zoals patroonherkenning.

Dit proefschrift verkent het idee om de functionele taal Haskell *direct* als hardwaresbeschrijvingstaal te gebruiken, zodat we niet meer onderhevig hoeven te zijn aan de beperkingen van ingebedde talen. Daarbij is het dan ook mogelijk, waar dat van toepassing is, om direct functies uit de standaardbibliotheken te gebruiken voor het beschrijven van digitale circuits.

Er zijn meerdere manieren om een functie als digitaal circuit te interpreteren. In dit proefschrift kiezen wij ervoor om functies te interpreteren als een *structurele* compositie van componenten. Dit betekent dat elke toegepaste functie wordt geïnterpreteerd als een nieuwe instantie van het overeenkomstige circuit. Combinatorische circuits worden beschreven als functies die algebraïsche datatypes bewerken. Synchroon sequentiële circuits worden beschreven als functies die oneindig lange reeksen van waarden bewerken. Om de cognitieve last te verlichten, en om synthetiseerbare resultaten te garanderen, kunnen zulke oneindige reeksen van waarden niet direct bewerkt kunnen worden de ontwerper. In plaats daarvan biedt het systeem een beperkte set van functies die de ontwerper toe staan de reeks op een bepaalde manier te bewerken, zoals een functie die elementsgewijs een combinatorische functie toepast op de reeks van waarden. Daarbij zijn er reeksen die expliciet zijn gekoppeld aan een specifieke klok, welk het mogelijk maakt om circuits te ontwerpen met meerdere klokken. Correcte overgangen tussen de klokdomeinen worden gecontroleerd door het typesysteem.

Dit proefschrift beschrijft de interne werking van de C λ aSH *compiler*, welk eerdergenoemde circuitbeschrijvingen in Haskell omzet naar laag-niveau beschrijvingen in VHDL. Omdat de compiler Haskell direct als specificatietaal gebruikt, is synthese gebaseerd op (klassieke) statische analyse. De uitdaging zit dan in het reduceren van de hoog-niveau abstractiemechanismen die zich bevinden in de beschrijvingen naar een vorm waar synthese doenlijk is. Dit proefschrift beschrijft een termherschrijfsysteem (met gebonden variabelen) om deze reductie te bereiken. We bewijzen dat dit termherschrijfsysteem *altijd* polymorfe hogere-orde beschrijvingen van circuits reduceert naar een synthetiseerbare variant. De enige beperking is dat de functie bovenaan in de functiehiërarchie niet polymorf noch van hogere-orde is. Er zijn echter geen beperkingen in de rest van die functiehiërarchie wat betreft het gebruik van polymorfisme en hogere-orde functionaliteit.

Zelfs wanneer de beschrijvingen abstracties van een hoog niveau bevatten is de $C\lambda$ aSH compiler in staat hiervan efficiënte circuits te synthetiseren. Casestudies

laten zien dat circuits die zijn ontworpen in Haskell, en gesynthetiseerd zijn met C λ aSH, gelijkwaardig zijn aan circuits direct ontworpen in VHDL, zowel in grootte als in propagatievertraging. Ook wanneer eigentijdse Haskell idiomen worden gebruikt om imperatieve code (voor een controlegeoriënteerd circuit) te schrijven is de C λ aSH compiler in staat om resultaten te genereren met degelijke nietfunctionele aspecten. Om te benadrukken dat onze aanpak de gelegenheid geeft om inherent correcte beschrijvingen te ontwerpen, demonstreren wij abstracties die het mogelijk maken om circuits met elkaar te verbinden die tegendruk gebruiken als synchronisatiemethode. Ook laten we zien hoe klokslagvertragingen aan de typesignaturen van componenten kunnen worden toegevoegd, zodat we incorrecte synchronisatie tussen componenten al kunnen afvangen op het moment van ontwerpen.

Dit proefschrift laat dus zien waarom een moderne functionele taal zeer geschikt is voor het ontwerpen van digitale circuits. Het geavanceerde typesysteem en de hogere-orde functies maken het mogelijk om ontwerpen te maken die inherent correct zijn. Tenslotte zorgt onze syntheseaanpak ervoor dat we efficiënte circuits kunnen afleiden van beschrijvingen welke abstracties van een hoog niveau bevatten. xii

Dankwoord

November 2008, ik was op zoek naar een masteropdracht, januari 2015, ik ga promoveren. Zes jaar lang gewerkt aan hetzelfde onderwerp, waarvan het laatste jaar voornamelijk aan dit boekje. Ondertussen werken er al meerdere mensen, zelfs van buiten de vakgroep, met de software die er is geschreven, iets waar ik zeer tevreden over ben. Ook al geloof je in je eigen verhaal, geeft het toch een grote voldoening wanneer ook andere mensen jouw werk nuttig en interessant vinden.

Gedurende deze reis van zes jaar zijn er vele mensen die mij hebben geholpen met mijn werk, en nog belangrijker, ze hebben er voor gezorgd dat ik het altijd naar mijn zin heb gehad. Daarvoor wil ik hun graag bedanken.

Jan, voor de introductie tot de beste manier van programmeren, maar ook onze plezierige en uitgebreide discussies tijdens de reizen door heel Europa. Bij de eerste projectvergaderingen van SoOS had ik echt het gevoel alsof we daar niks hadden gedaan, maar daar wist jij dan altijd wel weer een positieve draai aan te geven. Nu weet ik inmiddels dat niet alles in twee dagen geregeld kan worden. Gerard, voor het zorgen voor een plek waar ik de kans kreeg om onderzoek te doen wat ik leuk vind, en, wat toch zeker heeft bijgedragen dat ik wilde gaan promoveren, dat je een groep hebt gecreëerd waar ik me als masterstudent volwaardig lid van de groep voelde.

Koen, een goed klankboord voor al jouw continue wiskunde problemen was ik nooit, maar het is wel altijd gezellig met jou op de kamer. Of je nu zelfs een gevatte opmerking maakt, of onbedoeld een opmerking maakt waar iemand anders een gevat weerwoord op heeft, zorg je altijd voor veel humor op de groep. Arjan en Philip, voor het helpen bij het oplossen van problemen van een zekere functionele aard. Gerald, voor de eerste verkenning van tijdsannotaties op de functionele beschrijvingen. Rinse, Peter, Ruud, Jaco, Erwin, hoewel de compiler natuurlijk altijd wel werkte op *mijn* computer met *mijn* voorbeelden, ben ik toch blij met de vele testcode en bugreports die door jullie zijn geleverd. Jochem, voor de interessante discussies over bitcoin en andere politieke en financiële wereldzaken. Marlous, Thelma, en Nicole, voor het regelen van hotels, vliegreizen, en nog zo vele andere zaken. Marloes voor een gezellige afsluiting van de dag wanneer we samen naar huis fietsen. Karel en Tom, voor de mooie gesprekken tijdens pauzes, borrels, en onder het gamen, en natuurlijk onze gedeelde waardering voor films met een hoog TSH¹ gehalte.

¹Deze zal je niet terugvinden in de acronymenlijst.

xiv Tenslotte, mijn geliefde Alexandra, voor het geduldig aanhoren als ik je terloops vertel dat ik de volgende dag voor een week weg ben voor conferentie, voor het vriendelijk herinneren dat de buren ook mijn geram op de toetsenbordplank kunnen horen, en het me bijstaan in vele achtereenvolgende weekenden toen ik doorwerkte aan dit boekje.

> Christiaan Enschede, december 2014

Contents

1	INT	RODUCTION	1
	1.1	Hardware Description Languages	3
	1.2	Functional Hardware Description Languages1.2.1Sequential logic1.2.2Higher level abstractions1.2.3Challenges in synthesising functional HDLs to circuits	6 7 9 10
	1.3	Research questions	11
	1.4	Approach and contributions of the thesis	11
	1.5	Structure of the thesis	13
2	HAI	RDWARE DESCRIPTION LANGUAGES	15
	2.1	Introduction	15
	2.2 2.3 2.4	Standard hardware description languages 2.2.1 VHDL 2.2.2 Verilog 2.2.3 SystemVerilog 2.2.4 BlueSpec SystemVerilog Functional Languages 2.3.1 Conventional Languages 2.3.2 Embedded Languages Conclusions	16 16 18 19 20 21 21 21 26 32
		2.4.1 Standard Languages 2.4.2 Functional Languages	32 33
3	CAI	ES Language for Synchronous Hardware	37
	3.1	Introduction 3.1.1 A structural view	37 38
	3.2	Combinational logic 3.2.1 Function abstraction and application 3.2.2 Types Chains Chains	39 39 40
		3.2.3 Choice	42

	3.3	Higher level abstractions3.3.1Polymorphism3.3.2Higher-order functions	45 45 48
	3.4	Sequential logic3.4.1Synchronous sequential circuits3.4.2A safe interface for Signal3.4.3Abstractions over Signal3.4.4Multiple clock domains	52 53 56 58 61
	3.5	Conclusions and future work 3.5.1 Future work	66 68
4	Түрі	e-Directed Synthesis	71
	4.1	Introduction 4.1.1 Netlists & Synthesis	71 72
	4.2	Compiler pipeline 4.2.1 System FC 4.2.2 Normal form 4.2.3 From normalised System FC to a netlist	74 75 87 88
	4.3	Normalisation 4.3.1 Eliminating non-representable values 4.3.2 Completeness of non-representable value removal 4.3.3 Termination of non-representable value removal 4.3.4 Simplification	95 97 105 115 120
	4.4	Discussion 4.4.1 Properties of the normalisation phase 4.4.2 Correspondence operational semantics and netlists 4.4.3 Recursive descriptions	125 125 126 127
	4.5	Conclusions	128 128
5	Adv	anced aspects of circuit design in C λ aSH	135
	5.1	Introduction	135
	5.2	Streaming reduction circuit	136
	5.3	CλaSH demonstrator circuit	141
	5.4	Correct-by-construction compositions5.4.1Back pressure5.4.2Delay annotations	148 148 154
	5.5	Discussion	158

xvi

6	Conclusions	163	xvii
	6.1 Contributions	165	XVII
	6.2 Recommendations	165	
A	First Class Patterns in Kansas Lava		Contents
B	Synchronisation Primitive		Con
С	System FC		
D	PRESERVATION OF THE REWRITE RULES	191	
Acı	RONYMS	197	
Вів	LIOGRAPHY	199	
Lis	T OF PUBLICATIONS	207	

xviii

1

INTRODUCTION

In 1985¹, Intel released the 80386, a consumer-grade central processing unit (*CPU*) that had around 275.000 transistors. The Intel 80486, released 4 years later, was the first x86 CPU that crossed the 1 million transistor boundary. The largest available chip today, in terms of transistor count, is NVIDIA's GK110 GPU rounding out at about 7 billion transistors. Nearly three decades of technology scaling have thus increased the transistor count by three orders of magnitude: from millions to billions.

While transistor budgets grew by three orders of magnitude over three decades, it is much harder to determine whether the productivity of chip designer grew equally fast over the years. Figure 1.1 sets out the R&D budget of NVIDIA against the transistor count of their GPUs. We choose NVIDIA as their R&D is spent on a small product line, where the main product line is most likely taking up the largest part of their budget. If we would consider transistors per dollar spent as a measure for productivity, then NVIDIA's productivity is spectacular: while its R&D budget grows linearly, the number of transistors used in their GPU grows (almost) exponentially.

Such spectacular productivity growth is of course unlikely; it would have been widespread knowledge within the community if it would be true. Using the number of transistors as a measure for productivity is not a particularly good measure, these high transistor counts are achieved because GPUs are highly regular. GPUs fill their transistor budgets through replication: they consist out of hundreds, if not thousands, of identical cores. The same story holds for modern CPUs, for both mobile and desktop systems: they have multiple cores, sometimes in the double digits, and megabytes of cache memory. As replication is straightforward, the real complexity of these designs lies with their individual computational units and the composition of these units. When we would measure productivity in terms of transistors used for these individual units, the results are indeed not as spectacular.

¹Chosen as a reference as it corresponds to the author's date of birth.




FIGURE 1.1 - NVIDIA: GPU transistors vs. R&D budget²

We can derive from the above that, measuring productivity *quantitatively* is not straightforward; actually, we are not aware of any measure in circuit design that can give a good indication for productivity. We can still, however, try to *qualitatively* determine how the tools and methodologies have improved productivity over the years, and find out where there is room for even further improvement. We will focus on the tools that help shape the design, and serve as the main implementation tools for digital circuits: hardware description languages (*HDLs*).

²Transistor counts are copied from http://en.wikipedia.org/wiki/Transistor_count# GPUs. R&D budget are as reported on the annual 10-K reports (http://investor.nvidia.com/ sec.cfm)

1.1 HARDWARE DESCRIPTION LANGUAGES

The two most commonly used HDLs, VHDL and Verilog, were introduced when industry shifted circuit design towards very-large-scale integration (*VLSI*). At that time, these HDLs were used for the documentation and simulation of circuits that were *already* designed in a different format, for example with schematic capture tools. It is the advent of logic synthesis (and automated place & route) that really pushed VHDL and Verilog to the forefront of digital circuit design. Logic synthesis resulted in an incredible productivity boost compared to schematic capture tools and the manual layout process that were common practise until that time.

These logic synthesis tools work on register-transfer level (*RTL*) descriptions of a circuit. RTL describes a circuit in terms of the composition of the signals between registers, and the logical operations performed on those signals. In order to raise the abstraction level even further, and hence improve the productivity of circuit designer, the next step was to *just* describe the behaviour of the circuit, and *derive* an efficient structural description [43]. The two well-known approaches to facilitating better behavioural descriptions are:

- » Extending and improving existing HDLs with features from modern programming languages, such as the object-oriented features of SystemVerilog (an extension, now successor, to Verilog).
- » High-level synthesis (HLS) [13, 43] (or behavioural synthesis) of high level (programming) languages such as C or Java.

The purpose of high-level synthesis (*HLS*) is to transform a behavioural, often sequential, description of a circuit to an RTL description. HLS is not restricted to regular programming languages, it applies equally to the behavioural feature set of existing (and extended) HDLs. The code in listing 1.2 gives an RTL description of a finite impulse response (*FIR*) filter in VHDL. It is a fully parallel implementation. There is also one (purposefully included) performance issue: all multiplied values are added in a long chain, instead of using a tree of adders, leading to a longer combinational path than necessary.

The code in listing 1.1 gives a *behavioural* description of a FIR filter in C. The purpose of a HLS tool is to convert this behavioural description to an RTL description. It does not need to be a fully parallel implementation like the code in listing 1.2 though, it is also possible to map the description to a sequential implementation, one which contains only a single multiplier and a single adder. The process for determining whether the implementation should be fully parallel, fully sequential, or something in between, can either be done:

- » Manually: the HLS tool provides mechanisms to, e.g., unroll and pipeline loops.
- » Automatically: the HLS searches for an implementation that best fits the given size and latency restrictions.

```
void fir_filter
                     (int16 * inp, int16 coeffs [NUM_TAPS], int16 * outp) {
      static int16 regs [NUM_TAPS];
                    temp = 0;
     int 32
     int
                    i;
4
     for (i = NUM_TAPS - 1; i \ge 0; i - -)
6
        if (i == 0)
7
          regs [i] = *inp;
8
        else
9
          regs[i] = regs[i-1];
10
     }
11
12
     for (i = NUM_TAPS - 1; i \ge 0; i - -)
13
       temp += coeffs [i] * regs [i];
14
     }
15
16
     *outp = temp >> 16;
17
   }
18
```

LISTING 1.1 – FIR Filter: Behavioural C description

For example, HLS tools can take the associativity of addition into account when summing the multiplied values and subsequently generate a tree of adder circuits automatically.

The uptake of higher-level languages for circuit design and verification in industry, be it a regular programming language or an extended HDL, is high. Use of SystemVerilog for verification and testing is considered common practise, especially in the ASIC design industry. Due to limited support from the synthesis tools, the higher level features of these HDLs are not used for the actual implementation description of a circuit. Uptake of HLS tools, such as C-to-Gates tools, is, however, much lower.

Early HLS tools, those introduced during the 1990's, showed a low adaptation for multiple reasons [41]: The quality of the generated hardware was much worse than hand-crafted designs, giving no incentive for RTL designers to switch. Also, these HLS tools focussed on the synthesis of behavioural descriptions in HDLs, instead of regular programming languages: the learning curve for these languages prohibited the adoption by algorithm designers. The (late) 2000's saw the (commercial) introduction of HLS tools that use the programming language C as the input specification language. Such tools include Catapult-C [8] and AutoPilot [77]. This significantly lowered the bar for algorithm designers and normal programmers to use these tools.

```
package types is
1
     type array_of_signed_16 is array (natural range <>)
2
                                of signed (15 downto 0);
3
     type array_of_signed_32 is array (natural range <>)
4
                                of signed (31 downto 0);
   end:
6
7
   entity fir is
8
     generic (NUM TAPS: natural);
9
                           std logic;
     port (clk
                    : in
10
                     : in
                            std logic;
            rstn
11
                           signed (15 downto 0);
            inD
                     : in
12
                           array_of_signed_16 (NUM_TAPS-1 downto 0);
            coeffs
                    : in
13
                    : out signed (15 downto 0));
           outp
14
   end;
15
16
   architecture rtl of fir is
17
     signal reg, reg next : array of signed 16 (NUM TAPS-1 downto 0);
18
     signal temp
                            : array_of_signed_32 (NUM_TAPS-1 downto 0);
19
   begin
20
     -- register
21
     process (clk, rstn)
22
     begin
23
       if rstn = '0' then
24
          reg \ll (others \Rightarrow (to_signed(0,16)));
25
        elsif rising_edge (clk) then
26
          reg <= reg_next;
27
       end if:
28
     end process;
29
30
     -- combinational logic
31
     reg_next <= inp & reg(NUM_TAPS-1 downto 1);</pre>
32
33
     mul_add_coeffs : for i in (NUM_TAPS-1) downto 0 generate
34
     begin
35
        mul_initial : if i = (NUM_TAPS - 1) generate
36
          temp(i) \le reg(i) * coeffs(i);
37
       end generate;
38
39
       mul_add_rest : if i \neq (NUM_TAPS-1) generate
40
         temp(i) \leq temp(i+1) + (reg(i) * coeffs(i));
41
       end generate;
42
     end generate;
43
44
     outp \leq temp(0)(32 \text{ downto } 16);
45
```

```
46 end;
```

Advances in compiler technology, and a focus on the digital signal processing (*DSP*) parts (instead of the control parts) within circuit designs, has resulted in a much higher quality of the hardware that is generated by contemporary HLS tools [12, 41]. That does not mean that arbitrary C programs can be converted to highly performing circuits: they almost always have to be altered so that the HLS tools can infer more parallelism. Also, although HLS tools are very good at extracting instruction-and loop-level parallelism from C programs, extracting task-level parallelism still requires manual annotation [12].

The problems that HLS tools face stems from the sequential, imperative, nature of the languages that are used for specification, and the parallel, immutable, nature of digital circuits. Even the most commonly used HDLs are based on languages that were created for sequential CPUs: VHDL is based on Ada, and Verilog on C. It thus makes sense to explore languages that are not created with a sequential platform in mind, and are hopefully better aligned with the parallel nature of digital circuits.

1.2 FUNCTIONAL HARDWARE DESCRIPTION LANGUAGES

The third, lesser travelled and lesser known, road to raising the abstraction level of circuit design is to use a programming paradigm that falls outside of the scope of *imperative* languages. The most studied, non-imperative, paradigm in the context of circuit design is *functional* programming. The tenets of functional programming are simply *function abstraction*, the creation of functions, and *function application*. Two other features often associated with functional languages are *purity* and *immutability*, where the two are actually closely related.

Purity is used to indicate that a function always returns the same result for an associated input; that is, the result is not influenced by side-effects, nor does a function produce any side-effects. As mutation is a side-effect, variables in pure functional languages are immutable. A variable in a functional language is thus akin to a variable in mathematics: a constant, yet unknown, value.

The *combinational logic* in a digital circuit is a logic function, in the mathematical sense, from its inputs to its output. The *pure* functions as those found in functional languages embody this function concept of mathematics. *Pure* functions are thus a perfect model for the *combinational logic* in digital circuits. The code in listing 1.3, describing a half adder circuit, serves as a small example to demonstrate the correspondence between functional descriptions and digital circuits.

Just like the mathematical function concept they embody, functions in functional languages are timeless: there is no notion of time that influences their behaviour. Circuits on the other hand have *propagation delays*: it takes time for a level change to propagate through a circuit. The retention behaviour of memory elements in *sequential logic* crucially depends on these propagation delays. So, although listing 1.4 is a good structural description of the combinational logic of an SR latch, the semantics of the description does not say anything about the propagation delays and hence the retention behaviour of the SR latch.


```
1 halfAdder a b = (s,c)

2 where

3 s = xor \ a \ b

4 c = and \ a \ b
```

Circuit




LISTING 1.3 - Half adder

Structural description

- 1 srLatch r s = (q, nq)
- 2 where
- q = nor r nq
- $_4 \qquad nq = nor \ q \ s$

Circuit



LISTING 1.4 – SR Latch

Perhaps initially it seems that *pure* functions are thus a rather poor fit to *model* sequential logic. In the next subsection we will, however, show how sequential logic can still be captured intuitively in a functional language.

1.2.1 SEQUENTIAL LOGIC

Sequential logic in digital circuits can be divided into *synchronous* and *asynchronous* logic. In synchronous logic, all memory elements update their state in response to a clock signal. In asynchronous logic, memory elements can update their state at any time in response to a changing input signal. Although we can describe asynchronous sequential circuits in a functional language [2], in this thesis we

```
1 dflipflop :: a = - Initial (or reset) value

2 \rightarrow [a] = - Input signal

3 \rightarrow [a] = - Output: input signal where all samples are delayed

4 -- by 1 cycle

5 dflipflop i \ s = i : s = - place inital value in front of the incoming samples

Derived circuit
```



LISTING 1.5 – D flip-flop

restrict ourselves to synchronous sequential logic.


The clock signal in synchronous logic is an oscillating signal that is distributed to all the memory elements such that they all observe its level change simultaneously. A crucial aspect of synchronous logic is that the interval of the clock signal must be long enough so that the input signals of the memory elements can reach a stable value. The time it takes for a signal to become stable is determined by the largest propagation delay between any two memory elements with no other memory element in between. The (combinational) logic between memory elements must hence be completely acyclic. Synchronous design allows a designer to abstract from propagation delays, and reason about state changes as if they happen instantaneously and synchronised.

Now that we can abstract away from propagation delays in synchronous sequential logic, it becomes more straightforward to model this sequential logic in a pure functional language. Where combinational logic can be modelled by functions that work on elementary values (booleans, integers, etc.), synchronous sequential logic can be modelled by functions that work on *streams* of elementary values. The elements in the stream correspond to the stable values for the consecutive clock ticks.

Memory elements can now be modelled as functions that add elements to the head a stream (see listing 1.5): given an stream of values *s*, adding a value *i* to the head results in a new stream, *s*', in which every value in *s* is *delayed* by one clock cycle. Values calculated at time *t* are now available at time t+1. Directly working with streams can be confusing, and can lead to anti-causal descriptions (by dropping values from the stream); it is thus safer to only expose a set of primitives for stream manipulation. This aspect will be elaborated further in chapter 3.

Until now we have only discussed how to *model* sequential logic in a functional language. That doesn't mean, however, that all functional language based approaches $\begin{array}{l} map f [] = [] \\ map f (x:xs) = f x : map f xs \end{array}$

Structural view



LISTING 1.6 - map: parallel composition of a unary function

to hardware design need explicit descriptions of sequential logic. In chapter 2 we will see approaches where functions are a purely behavioural description, and the synthesis tool will infer, or generate, sequential logic where appropriate.

1.2.2 HIGHER LEVEL ABSTRACTIONS

While the semantic match between functional languages and digital circuits is a great technical feature, it does not directly offer the higher-level abstractions needed by hardware engineers to be productive. Where other high-level HDLs get their new design abstractions from the object-oriented programming paradigm, such as classes and interfaces in SystemVerilog, *functional* HDLs gain their high level of abstraction from their straightforward manipulation of *functions*. These so-called higher-order functional languages have functions that can receive *functions* as their arguments, or return *functions* as a result.

Higher-order functions allow many forms of design abstraction. One example is, of course, parametrising parts of the functionality of a circuit description. More generally, it is possible to capture certain design and recursion patterns as a function; where the latter are called *recursors*. One such *recursor* is the *map* function, shown in listing 1.6, which takes two arguments, a function f and a list xs, and applies the f to all elements in xs. When we take a structural view of the *map* function (bottom part of listing 1.6), we see that application of *map* to a concrete function f translates to a parallel composition of the circuit f. Aside from parallel composition, higher-order functions can capture many more connection and composition patterns commonly found in digital circuits. Further benefits of higher-order functions and *recursors* will be discussed in greater detail in chapter 3.

Another abstraction found in functional languages is polymorphism, where a function is not tied to a fixed type for every argument, but can work on arguments of any type. Combined with strong static typing and extensive and principled type *inference*, designers can write functions that are:

- » Reusable and parametric: due to polymorphism.
- » Correct: due to strong, static, typing.
- » Concise: due to the absence of type annotations, as types are inferred.

1.2.3 Challenges in synthesising functional HDLs to circuits

We have seen that the semantics of pure functional languages match the semantics of combinational logic when we have functions which process elementary objects, and of sequential logic when we have functions which process streams. Given that there is such a semantic match, synthesis from descriptions made in a functional language to a low-level format, such as a netlist, should thus be straightforward. While this is true for simple functions, synthesis of functions that use higher-level abstraction mechanisms is more difficult. We highlight the synthesis difficulties using the *map* function of listing 1.6 as an example:

- » The *map* function is polymorphic, so we cannot trivially determine how many wires are needed to connect all the components.
- » The *map* function is higher-order, its first argument is a function. We cannot encode functions as bits that flow through wires.
- » The *map* function is recursive, which is problematic when you view function definitions as structural descriptions of a component. Under such an approach, recursive function applications will be synthesized to self-instantiation of a component. This in turn leads to, unrealisable, infinite structures.

The exact synthesis of functional languages as proposed in this thesis, and further elaboration of the challenges and their solutions, will be described in chapter 4.

Aside from the theoretical challenges of synthesising higher-order and recursive descriptions, there is also the practical burden of implementing the actual simulation and synthesis tools. Especially in the academic setting this has resulted in incomplete toolsets. One popular approach to alleviate the implementation burden is to create an *embedded* domain specific language (*DSL*) for circuit design, which is the approach taken by, for example, the Lava HDL [7]. An embedded DSL is, as the name suggests, not a stand-alone language, but actually a library defined within a general purpose language. An embedded language has the syntax of the host language, where the data types and functions of the DSL library act as a new set of keywords.

Synthesis for these embedded languages works in a non-standard way, where the standard way would be performing a static analysis of the source code. The library functions and data types in an embedded language are actually small, composable, circuit generators. Simply executing the top-level function of the design within the host language will generate the complete circuit. One technical difficulty is that these circuit generators will, in the presence of feedback loops, generate infinite trees, which have to be folded back into a graph structure [24]. One deficit of the embedded language approach is that not all of the (desirable) features of the

ibe A DSL red

host-language can be used for circuit description. Most importantly, the choiceconstructs (such as case-statements) of the host language cannot be used to describe choice-constructs in the eventual circuit; we will elaborate why in chapter 2. A designer will have to use one of the choice-functions offered by the embedded DSL library; which are often inferior in terms of expressibility compared to those offered by the host language.

1.3 Research questions

The main goal of this thesis is to *further improve the productivity of circuit designers*. As shown in the previous sections, there are multiple avenues we could explore in order to achieve higher productivity. In this thesis we chose to further explore the domain of functional hardware description languages, due to the semantic match between functional languages and digital circuits, and the high-level abstraction mechanisms available in functional languages. Being more productive is, however, not just achieved by being able to abstract functionality, we also need:

- » To be able to express common idioms in circuit design straightforwardly.
- » Decrease the amount of time spent on the verification of circuit designs.
- » Reason confidently about non-functional properties, such as chip area and gate propagation delays.

This thesis therefore seeks answers to the following questions:

- » How can functional languages be used to express both combinational *and* sequential circuits idiomatically?
- » How can we support correct-by-construction design methodologies using a functional language?
- » How can we use the high-level abstractions without losing performance, and have a straightforward cost model?

1.4 Approach and contributions of the thesis

In a previous section we described the use of *embedding* in order to create a new HDL, but then also highlighted that the embedded approach has its own problems. Instead of either embedding a HDL in a functional language, or creating a completely new language from scratch, this thesis explores the idea of using an existing functional language *directly* for the purpose of circuit description.

This thesis makes the choice of using the functional language *Haskell* for circuit design. We choose Haskell because of the many abstractions offered by its expressive type-system, polymorphism, higher-order functions, and pattern-matching constructs. Haskell's extensive type-derivation and near lack of syntax and keywords additionally leads to readable and concise circuit descriptions. Although there 1.3 – Research questions

are other functional languages which have very similar properties, we specifically choose Haskell because:

- » It is a *pure* functional language, meaning that it has *pure* functions, which, as mentioned earlier, map very well to combinational logic.
- » It has a non-strict semantics, meaning that arguments to a function are only evaluated when their value is needed; the advantages of which are described in chapter 3.

Also, instead of creating a complete toolset from scratch, we adapt an existing Haskell compiler. We start with the existing Glasgow Haskell compiler (*GHC*) [64] and its associated libraries and tools. We extend the set of libraries with a library that has circuit-specific data types and functions, such as: arbitrary-width integers, registers, etc. Since our circuits are just Haskell programs, simulation is done in GHC by either:

- » Applying a circuit description to its inputs within the GHC Haskell interpreter, or, if extra simulation speed is desired,
- » Compiling the circuit description, together with its inputs, into an (optimized) executable, and execute the compiled program.

Aside from having designed a library for circuit design, we have also created a synthesis tool that converts the Haskell descriptions to low-level, synthesisable, VHDL. Also for this synthesis tool we can reuse large parts of GHC, which exposes its internals as a library. Our efforts mainly focussed on the synthesis of GHCs intermediate language, which is much smaller than Haskell. We used the GHC library functions for parsing and type checking.

One advantage of embedded DSLs not explicitly discussed earlier is that the evaluation mechanism of the host-language eliminates all high-level abstractions, such as higher-order functions. This means that the embedded DSL implementer does not have to deal with the synthesis of these abstractions. By choosing a standard synthesis approach based on static analysis for this thesis, *we* do, however, have to deal with the synthesis of these abstraction mechanisms explicitly.

Contributions

For the synthesis of these higher-level abstraction mechanisms, we chose an approach which is classic in the compilation of functional languages: compilation-by-transformation, source-to-source transformations are applied exhaustively until the description has such a shape that a mapping to the target architecture is straightforward. Existing approaches are designed with instruction-set machines in mind: directly mapping their output to digital circuits would lead to highly inefficient circuits. We will elaborate on these inefficiencies in chapter 4. This thesis explores a term rewrite system (*TRS*), a specific form of

compilation-by-transformation, that removes abstraction mechanisms from a description that have no direct mapping to a digital circuit, but without introducing any inefficiencies.

This thesis is a continuation of the work done in [4] and [38], which resulted in the original prototype for the synthesis tool and circuit library: "CAES language for synchronous hardware ($C\lambda aSH$)". We want to note that, from now on, we will refer to the triple: Haskell, our library for circuit design, and our synthesis tool, as the $C\lambda aSH$ language. This thesis improves upon [4] and [38] by providing a better approach for the *composition* of sequential circuit specifications, which we will discuss in chapter 3. Additionally, the rewrite system described in chapter 4 can correctly synthesise a larger class of specifications than the system described in [38], and also comes with a correctness proof.

1.5 STRUCTURE OF THE THESIS

The next chapter starts with an overview of a select number of hardware description languages, focussing mostly on industrially used languages such as VHDL and Verilog, and on *functional* HDLs. The chapter will highlight the merits and disadvantages of the individual languages, the details of their synthesis (and problems therein), and compare them to the C λ aSH language.

The subsequent chapter, chapter 3, describes the C λ aSH language in greater detail. It highlights how the abstraction mechanisms in functional languages are highly beneficial in the creation of high-level, parametric, circuit designs. One important aspect discussed in length is how C λ aSH deals with the concept of *state*. Additionally, we make our case for basing C λ aSH on a *non-strict* language, as opposed to a *strict* language.

In chapter 4 we delve into the aspects of the synthesis from $C\lambda$ aSH to netlist-level VHDL. We discuss both the general setup of the $C\lambda$ aSH compiler, and in greater depth the term rewrite system (TRS) that removes abstractions such as higher-order functionality. The chapter highlights the importance of *types* in synthesis, and how they guide the synthesis process. Correctness of the transformations, completeness of the system (that all abstractions with no counterpart in a digital circuit are removed), and termination of the $C\lambda$ aSH compiler, are important aspects, and are discussed in this chapter.

Usability and effectiveness of the $C\lambda$ aSH language and compiler are demonstrated in chapter 5 using several mid-size circuit designs. These designs cover both data and control oriented aspects found in digital circuits.

Finally, this thesis concludes with chapter 6, where we discuss and summarise what we have achieved by building the $C\lambda$ aSH language and compiler. Specifically, we will address the advantages and disadvantages of using a general-purpose functional programming language Haskell as a starting point for a HDL. The chapter ends with recommendations for further research.

2

HARDWARE DESCRIPTION LANGUAGES

ABSTRACT – In order to increase productivity, hardware description languages must have the ability to abstract common idioms and patterns. Over the years, conventional hardware description languages have acquired more methods for abstraction, but these new aspects are sometimes non-trivial to use or are limited in scope as to what they are able to abstract. New languages have more powerful abstraction mechanisms, but as a result, their synthesis to RTL has become more complex, and is in certain situations limited. These limitations in synthesis also limits the expressivity of the designer. We compare the abstraction capabilities of existing hardware description languages, and their respective limitations, and elaborate where $C\lambda aSH$ either makes improvements or makes a different trade-off.

2.1 INTRODUCTION

There are many description languages for hardware, both analogue and digital, and their introduction and revision dates span several decades. In the context of this thesis we will, however, focus on languages for synchronous, digital, circuit design; or at least those languages of which their synthesis tools produce a synchronous digital circuit. We narrow the overview of HDLs and their comparison with the C λ aSH language even further to those languages that are currently accepted in industry (such as Verilog), and existing *functional* HDLs. The comparison with the industrially accepted languages is there to warrant the research into new HDLs in general, where the comparison with functional HDLs is there to demonstrate

Parts of this chapter have been published in [CB:7] and [CB:13].

that C λ aSH captures a new and relevant point in the design space in the field of functional HDLs in particular.

For the languages such as VHDL and Verilog we describe the design abstraction available, and which parts of these languages are synthesisable. As $C\lambda$ aSH distinguishes itself as a new point in the design space of functional HDLs, we will describe these functional languages in more detail. Also their synthesis is discussed in more detail, as this aspect usually plays an important role (and not an afterthought as it was for VHDL) in the features available in these languages.

2.2 STANDARD HARDWARE DESCRIPTION LANGUAGES

With *standard* languages we mean HDLs that are commonly used in industry, taught in courses on digital design, and have support in tools from multiple vendors. These languages are: VHDL, Verilog, and by extension SystemVerilog.

2.2.1 VHDL

VHDL has several abstractions available that allow for parametric and generative circuit design: *generics* (c.f. listing 2.1) and *configurations* on the parametric side, and *generate statements* (c.f. listing 2.2) on the generative side. This section only gives a short overview of these language features to demonstrate the means of abstraction in VHDL. Completely elaborating these features falls outside the scope of this thesis, and we refer the reader to works such as [3] for further details.

Parametrisation

In VHDL, design entities can be parametrised by certain *constant* values using *generics*. As of VHDL-2008 [34], the generics have been extended to: type, function, and package generics. Type generics basically added a form of polymorphism to the VHDL language, where function generics add higher-order functionality. An example of a polymorphic, higher-order, entity is shown in listing 2.1. There are several caveats to these new generics:

- » Support for VHDL-2008, especially for the new generics, is either nonexistent or fairly limited in synthesis tools¹.
- » Functions only support the sequential subset of VHDL, not the concurrent one. There is hence no means to parametrise a component in concurrent logic using generics, a designer must use configurations for this.
- » Explicitly mapping every type generic is tedious and error-prone, especially when compared to type-inference which is prevalent in functional languages.

¹At the time of this writing, the only synthesis tool that we have found to fully support type and function generics is: Synopsys Synplify(Pro/Premier), version I-2013.09-1

```
entity incrementer is
1
     generic (type data_type;
2
              function increment (x: data type) return data type);
3
                : in data type;
     port (inp
4
           outp : out data_type;
5
           inc : in std_logic);
6
  end:
7
   architecture rtl of incrementer is
  begin
     outp \leq increment(inp) when inc = '1';
10
  end:
11
```

LISTING 2.1 - Type and Function Generics

Aside from generics, there are also *configurations* as a means for parametrisation. Using configurations, declared component interfaces can be instantiated to different design architectures. This can be performed globally using a configuration *declaration*, or locally, using a configuration *specification* in the declarative part of e.g. a *block* declaration. Where configuration *declarations* can be used to configure any instantiated component in the design hierarchy, configuration *specifications* can only be used to configure components in the same scope as the configuration specification.

A disadvantage of configurations and component declaration is that this configurability, unlike generics, is not visible at the interface of a design, its entity declaration. You cannot pass a configuration from one component to the other; whereas generics can be passed from one component to the other. This makes configurations highly non-modular, they are *only* useful in the context of a complete design hierarchy.

The verbosity of generics and configurations (and perhaps VHDL in general) makes these features under-used. Having two feature-incomplete, instead of just one feature-complete, constructs for parametric design is also a disadvantage. For example, it would be preferable to have *component* generics (and a deprecation of configuration specifications) in a future version of VHDL, so that parametrisation is captured by a single concept: *generics*. Additionally, there is a disparity as to where these parametrisation features can be used: where entities can have function generics, functions themselves cannot have any kind of generics.

Higher-order functional HDLs, such as $C\lambda$ aSH, enable parametrisation by having functions as both arguments and result. As functions are the only abstraction mechanism, there is no feature disparity either. Additionally, type-inference ensures that we have polymorphism without explicitly propagating type annotations through our design – while still maintaining type safety.

```
    gen_label : for index in static_range generate
    begin
    ...
    end generate ;
    Conditional generation: if ... generate
```

```
1 gen_label : if boolean_expression generate
2 begin
3 ...
4 end generate;
```

LISTING 2.2 - Iterative and Conditional generation in VHDL

Generate statements

VHDL has *generate* statements that facilitate the iterative and conditional compiletime generation of other *concurrent* statements (ref. listing 2.2); where concurrent statements include things like: signal assignment and component instantiation, but also other *generate* statements. The range, for iterative generation, and the boolean expression, for conditional generation, must be *static*: completely reducible at compile- / elaboration-time. Enforcing a static range or expression is achieved by restricting the construction of the range expression or boolean expression: variable, port, and signal name references are not allowed.

The sequential parts of VHDL, *functions, procedures*, and *processes*, also contain *for*-loops and *if*-statements. Synthesis tools *often* elaborate these statements exhaustively, completely un-rolling *for*-loops and removing unchosen branches in *if*-statements. As such, the *for*-loops and *if*-statements could be seen as the *generative* part of VHDL for *sequential* statements; where the earlier discussed *generate* structures are there for the *concurrent* part of VHDL. Unlike the range expressions and boolean expressions in *generate* statements, static reducibility in the for-loops and if-statements is, of course, not enforced as part of the semantics of VHDL.

2.2.2 VERILOG

This subsection, and the next on SystemVerilog, only give a short overview of the abstraction mechanisms available in these languages. For a complete elaboration of the details of these language features, we refer the reader to works such as [63].

Verilog [33] has abstractions for parametric and generative designs that are similar in nature to VHDL. Where VHDL has *generics*, Verilog has *parameters*. Like VHDL prior to the 2008 incarnation, parameters can only parametrise constants in the design, *not* functionality or types. However, unlike VHDL, Verilog allows *parameters* in *all* design entities: *modules*, *functions*, and *tasks*. Although it should be noted that

tasks and *functions* in Verilog can only exist within a *module*, and are *not* top-level design entities; *functions* in VHDL *are* top-level design entities. Verilog also has *configurations*; however, where VHDL allows *configuration* specifications within an architecture, Verilog only supports configurations as a top-level construct.

Generative constructs, in the form of *generate* blocks, support both conditional and iterative generation. Aside from boolean conditions, Verilog also supports *case*-statements as conditional generation blocks.

Being related to the C programming language, Verilog also has compile-time *macros* through a pre-processor. Using 'define and 'ifdef...'else...'endif, code can be conditionally synthesised; and could hence be classified as a (conditional) generative construct of Verilog. An advantage of *macros* over *generate* blocks is that *macros* can be used outside of a module definition, e.g. to conditionally generate a module interface. An advantage of *generate* blocks is that they enable two different instances of the same module to be configured individually.

2.2.3 SystemVerilog

SystemVerilog is a proper extension to Verilog, and since 2009 the two languages are merged into the IEEE standard 1800-2009; there is now only SystemVerilog. SystemVerilog extends Verilog parameters with *type* parameters, hence supporting polymorphic designs. Support for these *type* parameters is present in both FPGA and ASIC tooling. Unlike VHDL-2008, there are no *function* or *task* parameters. This does not mean that functionality cannot be abstracted: SystemVerilog introduces a new design element called an *interface*.

An *interface* can bundle, aside from ports and wires, functionality in the form of *functions, tasks*, and *procedural blocks*. Unlike *modules, interfaces* can be made into ports; for both *modules* and *interfaces* themselves. These interface ports can also be *generic*, meaning that the choice for a concrete interface is deferred to when a module (or higher-level interface) is instantiated. Listing 2.3 showcases all of the above points. The interface *map_i* has a *generic* interface port, *f*. Nota bene, the interface *f* should have a task or function called *run*, which is called on line 6. The *map_i* interface is hence *parametrised* over the *run* task, or function, offered by the interface *f*. Finally, on line 17, a concrete instance of the *map_i* interface is created, which is subsequently passed to a concrete instance of the *map_i* interface on line 22.

Although the presented SystemVerilog code is certainly not idiomatic, ASIC synthesis tools are able to generate a netlist for Listing 2.3. The presented technique does not facilitate the abstraction over all the types of behaviour in SystemVerilog. Tasks and functions only allow a subset of SystemVerilog within their bodies: for example, tasks cannot have *procedural blocks* such as *always_comb*. Further investigation is the higher-order possibilities of SystemVerilog are hence warranted.

```
interface map_i #( parameter N=32, parameter type ELEMTYPE=logic )
1
                     ( interface f );
2
     task automatic run ( input ELEMTYPE arg [N-1:0]
3
                         , output ELEMTYPE res [N-1:0];
4
       for (int mapIter=0; mapIter < N; mapIter+=1)
5
         f.run(arg[mapIter], res[mapIter]);
6
    endtask
7
   endinterface
8
9
   interface addOne i;
10
      task automatic run (input integer a, output integer b);
11
         b = a + 1;
12
     endtask
13
   endinterface
14
15
  module top (input integer in [7:0], output integer out [7:0]);
16
    addOne i addOne(); // create instance of 'addOne i' interface
17
     // create intance of 'map i' interface where:
18
          * parameter N is set to the size of 'in'
19
          * parameter ELEMTYPE is set to ' integer '
2.0
          * the inferface port is instantiated with 'addOne'
21
    map_i #(.N($size(in)), .ELEMTYPE(integer)) map(addOne);
2.2
    always_comb
23
       map.run(in,out);
24
  endmodule
25
```

LISTING 2.3 - Higher-Order SystemVerilog

2.2.4 BlueSpec SystemVerilog

BlueSpec SystemVerilog (*BSV*) [49] is a hardware description language with a syntax similar to SystemVerilog [35]. It is a high-level language that features *guarded atomic transactions* to model complex concurrent circuits. A transaction only starts when the assertion of its corresponding *guard* holds. The *atomicity* aspect says that individual transactions can be reasoned about as if they exist in isolation, even though multiple transactions are actually run concurrently. There are both *implicit* and *explicit* guards, the *explicit* guards are the ones added by a designer, where the *implicit* guards are added by the compiler, for aspects such as access to a memory.

BSV has both polymorphic typing and higher-order functions. Unlike for example type generics in VHDL-2008, BSV does not require explicit type assignments, these assignments are inferred. As opposed to Haskell, almost all declarations², whether

²Method definitions implementing a specified *interface* do not need any type annotations.

```
1 fun mult(x, y, acc) =
2 if (x=0 | y=0) then acc
3 else mult(x<<1, y>>1, if y. bit0 then acc+x else acc)
```

LISTING 2.4 - Shift-Add Multiplier in SAFL [47]

they are variables, functions, or any other construct, do have to be annotated with a type; in Haskell even declarations can have their type inferred. Whether this is a restriction incurred by either the syntax or the underlying type-inference algorithm is unclear.

Synthesis

The synthesis from a BSV description to RTL-level Verilog is performed in two stages, which corresponds to the static and dynamic semantics of the language:

- » A description is partially evaluated according to the static semantics, this includes the elimination / propagation of higher-order functions.
- » The resulting description after partial evaluation is actually a set of rewrite rules. The second synthesis transformation instantiates all these rules in parallel, and adds scheduling logic in case there are conflicting preconditions [31].

2.3 FUNCTIONAL LANGUAGES

This section describes the features of existing functional hardware description languages. It provides a more detailed account of the synthesis of these languages, as it influences their expressivity in certain cases, and because synthesis is an important aspect of this thesis.

2.3.1 CONVENTIONAL LANGUAGES

SAFL

SAFL [47] presents itself as a *Statically Allocated Parallel Functional Language*. Although the name alludes to SAFL being a general purpose functional language, the only existing compiler [59] produces solely RTL-level Verilog. The *Statically Allocated* aspect of SAFL refers to its *unique* feature that the size of *the text of the program* fully determines the size of the circuit. This very aspect is achieved by instantiating SAFL functions as a circuit *at most once*. Multiple function calls, including recursive calls, hence do *not* lead to multiple instantiations of the same component, a single instance will be accessed through multiplexers and arbiters. Primitive functions and operators are, however, duplicated.

1 fun f x = ...2 fun main(x,y) = g(f(x), f(y))

Duplication of f leads to parallel execution

1 fun f x = ...2 fun f' x = ...3 fun main(x,y) = g(f(x), f'(y))

LISTING 2.5 - Serialised calls vs. Parallel execution through duplication [47]

The SAFL example in listing 2.4, copied from [47], shows the definition of a shiftadd multiplier; it highlights the effect of being *statically allocatable*. The recursive call of *mult* will not introduce a static expansion of the logic of *mult*, but will instead lead to a (delayed) feedback loop (including the necessary control and arbitration logic).

Static allocation causes function calls to be serialised, even when they are independent. To increase the level of parallelism, a function can be duplicated, and the independent calls can refer to a unique duplicate. An example of this is shown in listing 2.5. The consequence of this duplication is of course an increase in size (by the size of f). Similar transformations can be (mechanically) applied to the shift-add multiplier of listing 2.4 to double the amount of work per clock cycle, at the cost of increasing the size of the circuit (although the size of the arbitration logic would stay the same).

The SAFL language has several restrictions, some of which are due to being statically allocatable. SAFL uses recursion to model feedback, but this recursion is limited to *tail*-recursion only. Having only tail-recursion means that no additional memory facilities are needed to store intermediate results. Higher-order functions are also not supported for similar reasons, higher-order functions introduce the risk of needing an infinite store. It is possible to restrict the use of higher-order functions which would not introduce these storage implication, but they are not implemented; see [47] for more details. SAFL is also restricted in the available data types, it only has integer-values (of a specifiable bit-width) and labelled product types (also known as records).

Verity

Verity [22] is a functional hardware description language which, like SAFL, describes circuits *behaviourally*. It features (synthesis) support for higher-order functions, recursion (using a fixed-point combinator called *fix*), and mutable references. The synthesis scheme behind Verity is described in a series of papers called *Geometry of Synthesis (GOS)* [19–21, 23]. Verity has an underlying *affine* type system;

A fixed-point combinator is a higher-order function *fix* that satisfies the equation:

fix f = f (fix f)

It is so named because, by setting x = fix *f*, it represents the solution to the fixed point equation:

x = f x

As a simple demonstration, we first present the recursive definition of the factorial function:

fact n = if n == 0 then 1 else $n \star fact (n - 1)$

and then using a fixed-point combinator:

fact = fix fact' fact' f n = if n = 0 then 1 else n * f (n - 1)

Nested - Allowed	Nested - Disallowed	Parallel - Allowed
$\lambda f g x. f (g x)$	$\lambda f x. f (f x)$	$\lambda f g x y. f x \parallel g y$
Parallel - Disallowe	d Sequ	ential - Allowed
$\lambda f x. f x \parallel f$	x λ	f x. f x ; f x

LISTING 2.6 - Affine typing - allowed identifier use

in an affine type systems values may not be duplicated. In Verity this means that identifiers can be used *at most once* in a parallel and nested context, where such restrictions do not apply to a sequential context. See listing 2.6 for examples that highlight these restrictions. As a result, just like for SAFL, the size of the circuit can be determined by the *size of the program text*.

The affine typing also facilitates separate compilation: synthesis does not require whole-program transformation. Because affine typing ensures that variables are used at most once, including those with a function value, free variables and higherorder function arguments simply give rise to extra input and output ports for the generated component. That is, the program:

import $< print > \lambda f x. print (f x)$

lib1.ia

lib2.ia

import < print >

in export g

let $g = \lambda x$. print x

import < print >let $f = \lambda x. print x$ in export f

main.ia

import "lib1"
import "lib2"

Will error with: # lib1.ia: 'print' already used in 'lib2.ia' f 4; g 7

LISTING 2.7 - Invalid linking

Gives rise to a component with the *obvious* input port for *x*, and an output port for the result (in this case just a control signal, a *ready* flag), but also:

- » An output port corresponding to the input of *f*, and an input port corresponding to the output of *f*.
- » An output port corresponding to the input of *print*, and an input port corresponding to the output of *print*.

During *link* time all the components are properly connected. The linking process does, however, not resolve any potential conflicts, such as the conflict shown in listing 2.7. In this case the functions f and g both use the *print* function, and the linker cannot connect the single *print* component to the f and g components; even though *main* uses f and g in a sequential fashion.

Although the *affine* typing rules seem overly cumbersome, especially the nested application restriction ($\lambda f x. f(f x)$), the developer-facing type system is actually more lenient. The Verity compiler uses a process called *serialisation* [21] that transforms,

» The non-affine expression:

let
$$f = \lambda g x$$
. $g (g x)$ in $f (\lambda y. y + 1) 0$

» To the affine expression:

let
$$f = \lambda g h x$$
. $g (h x)$ in $f (\lambda y. y + 1) (\lambda y. y + 1) 0$

At the moment, recursion in Verity is only possible using the *fixed-point* combinator, *fix*. Recursion using *fix* is always *unfolded in time*. So, the circuit derived from the description given in listing 2.8, contains all the logic needed for one instantiation of the body of *fix*. Just like in SAFL, control logic is added so that the circuit exhibits the behaviour of the recursive description.

A *free* variable denotes a place in an expression where substitution may take place. A *bound* variable is a variable that was previously free, but has been *bound* to a specific value. In programming language terms, a free variable is a variable reference that refers to neither a local variable, nor a function argument. So in the expression:

 $_{1} \lambda x. y x$

the x in the application (y x) is a bound variable because it refers to the argument x, and y is free. A closed expression is an expression with *no* free variables.

LISTING 2.8 - Fibbonaci function in Verity


Unfolding in space, although described in [23], is not implemented in the current incarnation of the Verity compiler. Transforming an *unfolding in time* to an *unfolding in space* would thus have to be performed manually. The restrictions that apply to the *fix* make this less than ideal:

- » The expression *f* in, *fix f*, must be closed (*f* may not refer to variables outside of *fix*).
- » Parallel composition is *not* allowed within *fix*.

The latter restriction means that the *unfolding in time* must be *completely* converted to *unfolding in space*, as a half-way point would have parallel composition within fix, which is not allowed.

The data types supported by Verity are: integer (with a specifiable bit-width), tuples, and arrays. Because Verity is higher-order, any algebraic data type (sum-types and product-types) could be encoded using a Church-encoding [5]. When using these encoded data types within *fix*, they must either be abstracted over, or be redefined, because *fix* only accepts closed expressions.

data Signal a = Signal (Stream a) (D a)
data Stream a = a :~ Stream a
newtype D a = D AST
data AST = Var String
Entity String [AST]
Lit Integer



```
\begin{array}{rcl} and2 & :: & Signal & Bool \rightarrow Signal & Bool \rightarrow Signal & Bool \\ or2 & :: & Signal & Bool \rightarrow Signal & Bool \rightarrow Signal & Bool \\ pureS & :: & Rep & a \Rightarrow a \Rightarrow Signal & a \\ (.==.) & :: & (Rep & a, Eq & a) \Rightarrow Signal & a \Rightarrow Signal & a \Rightarrow Signal & Bool \\ mux & :: & Rep & a \Rightarrow Signal & Bool \Rightarrow (Signal & a, Signal & a) \Rightarrow Signal & a \\ \end{array}
```

LISTING 2.10 - Excerpt of Lava Functions and Combinators (Simplified) [25]

2.3.2 Embedded Languages

An embedded domain specific language (DSL) is, as the name suggests, not a standalone language, but actually a library defined within a general purpose language. An embedded language has the syntax of the host language, where the data types and functions of the DSL library act as a new set of keywords.

Lava

Lava [7, 26] is a DSL for structural hardware description embedded in Haskell. All values that eventually end up in the circuit are of an abstract *Signal* type; where abstract means that the data-constructors for this data type are not available to the circuit designer. This *Signal* type can be thought of as a stream of temporally spaced values, where each individual element corresponds to a single clock cycle. In Kansas Lava [27] such a *Signal* type is internally even represented by both a *Stream* data type, and tree data type representing the structure of the circuit (ref. listing 2.9) – a subject we will return to shortly. Because these *Signal* types are abstract, a designer cannot manipulate these values directly, instead, (an extensive set of) combinators and functions offered by the Lava library must be used. The signatures for such functions are shown in listing 2.10.

Synthesis of Lava does not follow the traditional path of static analysis, instead, the Lava library functions are so-called *smart* constructors for a *tree* data type. Executing a function that translates such a data type to e.g. VHDL will then simply calculate the entire structure. Polymorphism, (finite) recursion, and higher-order

2.3.2 – Embedded Languages

functions are simply handled by the execution mechanisms of Haskell, and are hence not the problem of the Lava implementers.

The observant reader will notice that we said that the Lava functions create a *tree* data-structure, and not, as one might expect for a structural HDL, a *graph* data-structure. When descriptions have feedback loops, the Lava/Haskell description, will indeed describe an *infinite* tree – the synthesis function must hence first convert this infinite tree to a graph before VHDL can be generated. Techniques such as observable sharing [24] must be used to tag the nodes in the *infinite* tree so that cycles can be detected.

Haskell has a rich set of choice-constructs, including features such as guards and pattern matching. In the style of embedding chosen by Lava, these choice-constructs can, however, not be used to model choice-structures in the circuit. This is a direct consequence of using Haskell's evaluation mechanism to construct the circuit graph: choice-constructs can be used to *guide the construction* of the circuit graph, but it is not possible to *observe* all the alternatives. The problem is that functions must operate on values of type *Signal a* in order to build the data-structure that will represent the circuit. The *Signal* type is, however, *not* transparent in terms of pattern-matching. That is, given a value *s*, of type *Signal Bool*, the expression **case** *s* **of** {*True* \rightarrow ... ; *False* \rightarrow ...}, is invalid. That is, even though *True* and *False* are indeed the constructors of *Bool*, they are not the constructors of *Signal Bool*.

The earlier versions of Lava [7] did not support custom data-structures; there was only support for Bit-lists and integers. The most recent incarnation, Kansas Lava [26, 27], does support custom data types. A data type must have an *instance* for the *Rep* type class if it is to be used as value-type for a *Signal*. There are meta-programming facilities, using Template Haskell [28, 60], that automate the instance generation if the custom data type has either of the following properties:

- » It has an instance for the *Integral* type class, that is, it can be represented as an integral value.
- » It has an instance for the *BitRep* type class, which specifies how a data type can be converted to and from a list of *Bits*.

There are, however, no meta-programming facilities that automate the instance generation for the above two type classes.

One might argue that custom data types are of little use, as the elimination form for data types, *pattern-matching*, is one of the Haskell choice-constructs which cannot be synthesised within the *embedded* approach. Using so-called *choice combinators*, we can, however, partially emulate pattern-matching. Listing 2.11 shows a set of these *smart* constructors to emulate Haskell's **case**-expressions. Comparing an actual **case**-expression with the *cASE* choice combinator in listing 2.12, we can observe that the *emulation* closely matches real case-expressions.

Pattern matching in Haskell facilitates two distinct concepts:

 $A : CASE :: (Rep a, Eq a) \Rightarrow Signal a \rightarrow [(Maybe a, Signal b)] \rightarrow Signal b$ $_2$ cASE [] = error "empty case" $_{3} CASE [(_,e)]$ = *e* $cASE_{(Nothing, e):_} = e$ cASE r ((Just a,e):ps) = mux(r = ..., pureS a) ((cASE r ps), e) 5 6 $(=\Rightarrow)$:: $(Eq a, Rep a) \Rightarrow a \Rightarrow Signal b \Rightarrow (Maybe a, Signal b)$ 7 $a \implies s = (Just \ a, s)$ 8 9 oTHERWISE :: (Eq a, Rep a) \Rightarrow Signal $b \rightarrow$ (Maybe a, Signal b) 10 oTHERWISE s = (Nothing, s)11

LISTING 2.11 - Choice Combinators (Adaptation of [78])

case-Expression

1 case opc of 2 $Add \rightarrow x + y$ 3 $Mul \rightarrow x * y$ 4 $- \rightarrow 0$ cASE choice combinator (ref. listing 2.11)

 $\begin{array}{ll} & cASE \ opc \\ & 2 & [\ Add \Longrightarrow x + y \\ & 3 & , \ Mul \Longrightarrow x * y \\ & 4 & , \ oTHERWISE \ 0 \\ & 5 &] \end{array}$

LISTING 2.12 - case-Expression vs. Choice Combinator (ref. listing 2.11)

- » Scrutinising a value according to the shape of its constructor, and *selecting* the appropriate alternative.
- » Binding the values of the fields of a data type constructor to variables, called *projection*.

The *choice combinator* shown in listing 2.11 and listing 2.12 only emulates the first feature, scrutinising the shape of a constructor and selecting the appropriate alternative. Another DSL embedded in Haskell, HHDL [76], advocates the use of *first class patterns* in the style of [55] to emulate *both* features of pattern matching: selection and projection. Where *ordinary* pattern matching binds values in the pattern itself, the *first class patterns* approach employs lambda terms to bind values. The general shape of an alternative (pattern + expression) in the *first class patterns* approach is:

```
<sup>1</sup> case mbA of

<sup>2</sup> Just x \rightarrow x

<sup>3</sup> Nothing \rightarrow 0

First Class Patterns (ref. HHDL [76])

<sup>1</sup> match mbA

<sup>2</sup> [ pJust pvar --> \lambda(x :. Nil) \rightarrow x
```

```
_{3}, pNothing - > \lambda Nil \rightarrow enabledS 0
```

LISTING 2.13 – case-Expression vs. First class patterns (ref. HHDL [76] and [55])

 $pCon pat_1 \dots pat_n \longrightarrow \lambda(x_1 \dots \dots x_m \dots Nil) \rightarrow altExpr$

Where --> is a function that combines the pattern on the left-hand side and the expression on the right-hand side. The *pCon* pattern *function* emulates the pattern / constructor of the original data type, e.g., *pJust* emulates the *Just* pattern / constructor of the *Maybe* data type. The *pCon* pattern function takes *n* patterns as arguments, matching the arity of the pattern / constructor of the original data type. These patterns are of the form:

- » $pCon pat_1 ... pat_n$: Another constructor pattern.
- » *pvar*: Variable pattern, indicating that the value should be bound to a name.
- » *pconst* c: Constant pattern, match again c.
- » pwild: Wildcard pattern.

Using *pvar*, the pattern function(s) build a heterogeneous list of values, which are bound to names in the lambda term that is on the right-hand side of the *-->* combinator. The order of the bound values matches the syntactic order of the *pvar* functions in the pattern, and nested patterns result in nested heterogeneous lists.

Comparing *ordinary* pattern matching with *first class patterns* in listing 2.13, we conclude that the expressiveness of both forms is equal. The implementation for the functions presented in listing 2.13 can be found in appendix A. There are, however, at least two caveats to the *first class patterns* approach:

- » They are (far) more verbose than ordinary patterns.
- » There is a syntactic (and hence cognitive) distance between the name binding the value (the lambda-term) and the bound value itself (the *pvar* expression).

One additional aspect that should be taken into a account is that the bound values are tagged to indicate that they are *enabled*. Bound values are of type *Signal*

LISTING 2.14 - First Class Patterns and Enabled Values

(*Enabled a*), and *not* simply of type *Signal a*. This is important because all the alternatives will be executing in parallel in the eventual circuit, where some of the alternatives might contain memory. The circuit in listing 2.14 contains such an alternative: it accumulates the values that are inside the *Just* constructors; it uses the *registerEnabled* function, which only stores a new value when the enable tag of its input is asserted. If the bound value would not have this enable tag, the register would accumulate bogus values during cycles when *mbA* is *Nothing*, an obviously unwanted behaviour.

It should be noted that this approach, or perhaps limitation, of using explicit *enable* values is only needed when first-class patterns are completely implemented as *smart constructors*. When the *mATCH* function would be a primitive of the language, it is most likely possible to add the enable signals automatically in the netlist generation procedure.

ForSyDe

The ForSyDe [58] system uses Haskell to specify abstract system models. A designer can model systems using heterogeneous models of computation, which include: continuous time, synchronous, and untimed models of computation. Using so-called domain interfaces a designer can simulate electronic systems which have both analogue and digital parts. ForSyDe has several backends, including simulation and automated synthesis, although automated synthesis is restricted to the synchronous model of computation.

ForSyDe splits design entities into three hierarchical levels; from bottom to top they are (ref. listing 2.15):

Function: Defines, partially, the internal behaviour of a process.

Process: The main design unit in ForSyDe. Processes consist of values and functions which determine its state and behaviour. Processes can only be created using well-defined *process constructors*. An example of such a process constructor is *mealySY*, which takes two functions, one that calculates the next state and one that calculates the current output, and the value for the initial state. This process then behaves like a standard *Mealy* machine [44].

```
-- A function which adds one to its input
  addOnef :: ProcFun (Int 32 \rightarrow Int 32)
2
   addOnef =  (newProcFun [d] addOnef :: Int 32 \rightarrow Int 32
                                addOnef n = n + 1
                                                         11)
4
5
   -- Process which uses addOnef
6
   plus 1Proc :: Signal Int 32 \rightarrow Signal Int 32
   plus1Proc = mapSY"plus1Proc" addOnef
9
   -- System definition associated with the process
10
   plus 1SysDef :: SysDef (Signal Int 32 \rightarrow Signal Int 32)
11
   plus1SysDef = newSysDef plus1Proc "plus1" ["inSignal"] ["outSignal"]
```

LISTING 2.15 - Hierarchical System Definition [1]

Aside from *process constructors*, processes can also be defined by:

- » The composition of other processes.
- » The instantiation of a system.
- System: A simple wrapper around a process, defining its name, the names of its inputs, and the name of its output.

ForSyDe uses Template Haskell [28, 60], a meta-programming facility for Haskell, to convert the lowest level in the hierarchy, functions, to netlists. Template Haskell provides compile-time observation of the AST of a Haskell declaration, and compile-time generation and insertion of new AST nodes. Looking at lines 3–4 of listing 2.15, the $[d| \dots l]$ constructs provides the compile-time observation of the enclosed expression. The *newProcFun* then converts the AST of the function to an AST of a declaration representing a netlist node; the $\$(\dots)$ construct subsequently inserts this generated AST in the complete AST of the Haskell / ForSyDe program. ForSyDe uses observable sharing techniques, as those discussed in the section on Lava, to convert (compositions of) processes to a complete netlist.

Using Template Haskell, ForSyDe could observe any Haskell function and convert it to a netlist. However, this part of the synthesis flow must now rely on standard static analysis techniques, and can no longer benefit from Haskell's evaluation mechanism to simply calculate the netlist graph – which is what happens in Lava. The result is that only a limited subset of Haskell can, currently, be converted to a netlist, the ForSyDe compiler has the following restrictions:

- » No structured expressions on the RHS of a function (no where-clauses, and no let -bindings)
- » Only a very limited set of functions may be used.
- » No higher-order functions.

- » No pattern-matching in a function definition
- » Patterns in **case**-statements are limited to literals, variables, and wildcards; constructor-patterns are not supported.
- » No type-class methods.
- » No support for guards.

ForSyDe does support synthesis of custom data types, but without pattern-matching on constructors, their usefulness is reduced.

2.4 CONCLUSIONS

2.4.1 STANDARD LANGUAGES

The standard hardware description languages all allow type and function parametrisation in some shape or form. A recurring theme in all of these languages is that the type parameters have to be specifically annotated. In Haskell, and by extension $C\lambda aSH$, types are automatically inferred. This type inference relieves the designer from the cognitive burden of:

- » Determining the types of all values, whether they be for input or output ports, or wires.
- » Determining which types must be parametrised to get the most general hardware design.

There is an additional syntactic burden in the standard languages of having to explicitly instantiate all the parameters. In $C\lambda$ aSH, this instantiation happens automatically, thereby improving the readability of hardware designs.

Also, although functionality can be parametrised in the standard languages, functions are not first-class. As a result, parametrising functionality is not really encouraged by the language:

- » There is no single, straightforward, parametrisation mechanism. In VHDL, depending on the type of logic you want to parametrise, you should either use *configurations*, or *function generics*. Their distinct disadvantages have been described in an earlier section.
- » In SystemVerilog, modules and interfaces can *only* be parametrised in terms of interfaces, not modules. Even though modules are considered the default design entities, exemplified by the fact that the top-level design entity must be a module.

In C λ aSH, where functions are first-class, and also the only design entities, these restrictions do not apply. Designers also do not have to learn and use a new syntax to parametrise functionality: function arguments, on both the abstraction and application side, are indistinguishable from other arguments. This first-class approach lowers the barrier to parametrise functionality, and thereby encourages the creation of generic, reusable, hardware descriptions.

2.4.2 FUNCTIONAL LANGUAGES

Conventional

SAFL is a first-order functional language, meaning that it does not have first-class functions; actually, it has no means whatsoever to parametrise functionality. $C\lambda aSH$, being a higher-order functional language, thus has a clear advantage over SAFL in this aspect. In SAFL, both concurrent and recursive function calls are performed sequentially through automatically inferred arbitration logic. This feature enables the straightforward creation of *space-efficient* circuits. Higher degrees of parallelism, and thus time-efficiency, are achieved through duplication: creation of a copy of a function in the case of concurrent access, and manual unrolling in the case of recursive calls. In C λ aSH, concurrent calls lead to automatic duplication of the called function, and recursive functions are exhaustively unrolled; where the latter has the potential for non-termination. ClaSH thus enables a *time-efficient* circuit by default. Making a circuit sequential has to be done manually in $C\lambda$ aSH, including the creation of (potentially complex) arbitration logic. For regular structures, such as those found in algorithms for DSP applications, the parallel-by-default approach of C λ aSH is most likely preferable. For irregular circuits, such as CPUs, the sequential-by-default approach of SAFL might be preferable.

The first-order limitation imposed by the static allocability aspect in SAFL is overcome through the use of an affine type system in Verity. Restricting identifier use in parallel and nested settings to exactly once, space usage is still fully determined by the size of the text of the program. Where the affine restriction is strictly imposed on free variables, bound variables are implicitly duplicated through a process called serialisation. Where SAFL thus only supports explicit duplication of functions to achieve higher levels of parallelism, Verity supports implicit duplication through the use of higher-order functions. However, only local, let-bound, functions can be duplicated; external functions, being free variables, cannot be passed to a higherorder function that intends to duplicate the functionality. The exact effects of these limitations on designer productivity require further study. Being similar to SAFL, the advantages that SAFL has over $C\lambda$ aSH also are also advantages that Verity has over C λ aSH. Unlike SAFL, Verity and C λ aSH are on par in terms of parametrising functionality as both have first-class functions. A disadvantage of Verity, compared to both SAFL and ClaSH, is that there can be no partial, space versus time, tradeoff in a circuit description: a function must be either be completely elaborated over time, or completely elaborated in space, there is no half-way point. The reason for this is that the parallel composition is not allowed within the fixpoint combinator.

In terms of data types, C λ aSH is superior to both SAFL and Verity. C λ aSH supports many user-defined data types, including sum, product, and inductive data types; SAFL and Verity are limited to primitive types (integer, boolean, etc.) and product types (records and arrays). Additionally, C λ aSH is the only language of the three that has polymorphism.

Embedded

 $C\lambda$ aSH has a distinct advantage over both Lava and ForSyDe in terms of userdefined data types, being the only language that supports the full range of choice constructs; especially pattern matching. In Lava, pattern matching can be emulated through smart constructors and first-class patterns, but there are many aspects that make them more cumbersome than traditional pattern matching.

Section 2.3.2 lists a number of features of the Haskell language that cannot be synthesised by the ForSyDe embedded compiler; all these features *can* be synthesised with the $C\lambda$ aSH compiler. Something that can be achieved with ForSyDe through explicit system *wrapping* and system *instantiation*, but not with Lava, is the creation of a hierarchical netlist. That is, the synthesis process in Lava generates one big VHDL file that contains a single entity. $C\lambda$ aSH creates hierarchical netlists by default: it creates multiple VHDL files, each containing a design entity corresponding to a (first-order) function. Hierarchical netlists facilitate post-synthesis analysis of non-functional properties, such as chip area and propagation delay, at the individual function level. Something that is far less complex than analysing the complete system.



5 Languag

CAES LANGUAGE FOR Synchronous Hardware

ABSTRACT – The C λ aSH compiler sees Haskell programs as digital circuit descriptions, in particular, it sees them as structural circuit descriptions. By taking a structural view, the implicit parallelism in the descriptions is synthesised to (sub-)circuits actually running in parallel. In such a structural view, choice constructs (e.g. case-expressions) are mapped to multiplexers, and all the alternatives of the choice construct will be operating (speculatively) in parallel; only one of the outputs of the alternatives will, however, be routed to the output of multiplexer at any one time. This approach only works for languages that have pure functions, such as Haskell, because only then is the observable behaviour of the circuit the same as the observable behaviour of the function from which it is synthesised. Only a semantic subset of Haskell programs have a circuit equivalent under a structural view: unbounded recursion would correspond to a circuit with infinite structure, which is not realisable. The subset of Haskell that can be synthesised to an equivalently behaving circuit under the structural view is called C λ aSH, the language.

3.1 INTRODUCTION

In chapter 1 we already gave a short introduction to the correspondence between pure functional languages and digital circuits. In this chapter we will rehash some of that information, but also completely elaborate why the semantics of *Haskell* specifically makes it a good choice for the specification of digital circuits. Unlike the example code listings in chapter 1 and chapter 2, we will also elaborate the syntax (and semantics) of the code in (more) detail.

Large parts of this chapter have been published in [CB:7] and [CB:9].

The chapter starts with the specification of combinational logic in Haskell, followed by simulation of these circuits, in essence highlighting the semantic match of the descriptions and actual combinational circuit logic. The section after that will discuss the higher-level features of Haskell, such as polymorphism and higherorder functions, and show their particular usefulness for circuit descriptions. The chapter ends with the descriptions of sequential logic.

Throughout this thesis, and certainly within this chapter, we view all Haskell description as a *structural* specification of the digital circuit. Certain descriptions, when viewed structurally, actually describe *infinite* structures. The compiler for the descriptions, called C λ aSH, cannot synthesise those *infinite* descriptions to a low-level netlist format. We will henceforth refer to Haskell under the structural view as: C λ aSH, the language. Due to the aforementioned restrictions regarding infinite structures, C λ aSH is a (semantic) subset of Haskell.

3.1.1 A STRUCTURAL VIEW


We already highlighted that we take a *structural* view on the specifications of our digital circuits. Of course, a designer creates such a specification with the intent that the circuit exhibits a certain *behaviour*. So what exactly is this *structural* view? In all fairness, a structural view, is not the view of the designer, but of the compiler or synthesis tool. A compiler with a structural view just sees the circuit description as an arrangement of the individual parts and the relations between those parts. During translation from specification to actual circuit, a structural synthesis tool will preserve as much of the arrangement and relations as possible.

A circuit designer will, aside from reasoning about the behaviour of a circuit, also want to reason about the non-functional properties of the circuit. Such properties include for example the size of the circuit, or the maximum propagation delay between latches or registers. The structural view taken by the compiler permits a very straightforward mental model for these non-functional properties. There are no more, nor fewer (modulo optimisations), components than the designer specified, which makes reasoning about area straightforward. The number of components between two latches is also fixed, making reasoning about propagation delays also straightforward.

The structural view is a double-edged sword: it enables straightforward reasoning about non-functional properties, but also burdens the designer with these nonfunctional properties. It is up to the designer to, e.g., add pipelining to decrease maximum propagation delays, or add control circuitry to reuse components over multiple time-slots. A compiler with a structural view does not, in general, create more components than directly specified in the description.

In the next couple of sections we will describe how the language features of $C\lambda aSH$ correspond to digital circuits given a structural view.

- $f_{1} f_{1} x_{1} x_{2} \dots x_{N} = r$
- Component definition



LISTING 3.1 - Correspondence between function abstractions and component definitions

3.2 Combinational logic

3.2.1 FUNCTION ABSTRACTION AND APPLICATION

Two basic elements of a functional language are function abstraction and function application. With the structural view, a function corresponds to a *component* in a digital circuit, where:

- » The function arguments become the input ports (or pins).
- » The result of the function is connected to the output port.

A visual correspondence between functions and components is depicted in listing 3.1. There we see a function f with N arguments (x_1 to x_N) and a result r. Below that, we see that this corresponds to a component f, with N input ports (x_1 to x_N), and an output port which is connected to the wire r carrying the result of the component.

Function application is subsequently seen as component instantiation, where:


- » The applied arguments are connected to the input ports of the instantiated component.
- » The output port is connected to a the wire that carries the result.

A more visual correspondence between function application and component instantiation is given in listing 3.2. There we see a function g, which, in its **where**-clause, applies two functions p and q, binding their results to the variables d and e. In the corresponding component g we see the two instantiated components p and q, where their respective output ports are connected to the wires labelled d and e.

Although drawn as single lines in the previous two figures, the connections between the components and ports can consist out of multiple wires. The number of wires needed for these connections are of course determined by the values that flow through them. In section 3.2.2, where we discuss *types*, we will elaborate how these numbers are exactly derived.

 $\begin{array}{cccc} 1 & g & a & b & c & = e \\ 2 & \text{ where} \\ 3 & d & = p & a & b \\ 4 & e & = q & d & c \end{array}$

Component instantiation



LISTING 3.2 - Correspondence between function application and component instantiation

In the introduction we said that certain specifications describe infinite structures, these specifications are ones that contain recursive functions. Under the structural view, the recursive/self-application of a function corresponds to the unbounded self-instantiation of the synthesised component, hence resulting in an infinite structure. Although reasoning about infinite structures is not necessarily difficult, these infinite structures cannot be realised as actual circuits. By unfolding the definition of the functions at their place of recursive application, a compiler can remove one layer of self-instantiation at a time. Under the structural view, only those recursive functions for which the exact number of recursive applications can be fully determined at compile-time are thus realisable as a circuit.


Where we have to restrict the creation and use of recursive functions for these functions to be realisable as a circuit under the structural view, the structural view poses no such limitations on value recursion. Actually, value recursion in a description often corresponds to a feedback loop in the realised circuit, as depicted in listing 3.3 (which was already shown in chapter 1).

3.2.2 Types

As already hinted to earlier in this chapter, it are the *types* of the variables and functions that inform us how many wires are needed to connect the components in our circuit. Compilers generally have a notion of *primitive* types, types which the designer can use, but cannot define him- or herself. For $C\lambda$ aSH, there is a similar notion in determining the number of bits to encode values of certain types, and hence the number of wires needed to connect components. There is a set of types for which the compiler has hardcoded knowledge on how many bits are needed to represent its values, were refer to this set of types as *hardcoded* types. The other types will simply be referred to as *user-defined* types.

```
\begin{array}{ll} & srLatch \ r \ s = (q, nq) \\ 2 & where \\ 3 & q = nor \ r \ nq \\ 4 & nq = nor \ q \ s \end{array}
```





LISTING 3.3 - Correspondence between value recursion and feedback loops

Hardcoded types

The following types in $C\lambda$ aSH have hardcoded bit-widths:

Signed n, Unsiged n: These two types are internally defined as:

1	newtype Signed (n ::	Nat) = S Integer
2	newtype Unsigned (n ::	Nat) = U Integer

And are used to represent signed and unsigned integers respectively. Internally they are represented by infinite-precision integers, but the functions operating on these values treat them as *n*-bit integers, where *n* refers to their type-parameter which is a type-level *Nat*ural number¹. The number of bits needed to encode these types is hence this equal to the number *n*.

Vec n a: Where this type is defined as:

1	data Vec :: Nat $\rightarrow * \rightarrow *$ where
2	Nil :: Vec 0 a
3	(:>) :: $a \rightarrow Vec \ n \ a \rightarrow Vec \ (n+1) \ a$

This type specifies a list (or *Vec*tor) of elements, where the length is statically encoded in the type as its first parameter. The second type parameter denotes its element type². Given that the bit-width can be calculated for the element type, the total bit-width of the entire vector is simply its length times the bit-width of the element.

¹Haskell has a strict phase separation between compile-time and run-time, meaning that type-level numbers are not the same as term-level values. So even though a type-level number and the term-level value can share the same *symbol* for their representation, i.e. the symbol 2, they are completely distinct.

²The kind (type of types) \star represents all simple types, like *Int* and *Char* \rightarrow *Bool*.

User-defined types

A designer may define a completely new type by using the **data** keyword. The following *algebraic* types have a fully determinable bit-width:

Product types: A product type has a single constructor which has multiple fields, such as *tuples*, and *record* types. An example of a product type would be:

data Enabled a = Enabled Bool a

Which has one constructor, *Enabled*, and two *fields*: one of type *Bool* and one with the type of the type parameter *a*. The bit-width of a product type is simply the sum of the bit-width of the types of its fields.

Simple sum types (enumerations): Simple sum types, or enumerations, have multiple constructors, but where the constructors have no fields. A well known enumeration is the *Bool*ean type:

data Bool = False | True

The bit-width for these types is: $\lceil \log_2 c \rceil$, where *c* is the number of constructors.

Sum types: Sum types (sometimes called sum-of-product types to differentiate from simple sum types) have multiple constructors, where the constructors can have multiple fields. A well know sum type is the *Either* type:

data Either $a b = Left a \mid Right b$

Which has two constructors, and each constructor has one field. The bitwidth of a sum type is calculated by:

- 1. For every constructor: sum the bit-width of their respective fields.
- 2. Calculate the maximum of these sums.
- 3. Add $\lfloor \log_2 c \rfloor$, where *c* is the number of constructors.

Recursively defined types can, in general, not be given a fixed bit-width: it usually not possible to determine how many times a recursive type can be unfolded. That is also the main reason why the *Vector* type has a hard-coded bit-width calculation. However, the very fact that there is a hard-coded calculation indicates that it is not impossible to determine the bit-width for certain recursive types. For *Vectors*, the size can be fully determined due to the fact that it has a natural number as a type-parameter which restricts both which and how many of its constructors must be used to create a valid value. Generalising such an analysis to other recursive data types is considered future work.

3.2.3 CHOICE

In Haskell, choice can be achieved by a large set of syntactic elements, consisting of: case expressions, if –then–else expressions, multiple-clause function definitions,

and guards. The most general of these are the (pattern-matching) **case** expressions: all others forms of choice can be translated to **case** expressions. We hence use the circuit interpretation for **case** expressions as the circuit interpretation for all *choice* constructs.

In general, a case expression is of the form:

¹ case subject of ² $C_1 x_1 \dots x_M \rightarrow alternative_1$ ³ \dots ⁴ $C_N y_1 \dots y_K \rightarrow alternative_N$

Where an *alternative* is chosen based on the constructor shape $(C_1..C_N)$ of the *subject*. Aside from choosing an alternative, the **case** expressions also binds the fields corresponding to the constructor to variables $(x_1..x_M)$, which can be used in the selected alternative. These two aspects of **case**-expressions, selection and projection, have separate circuit interpretations.

We start with the interpretation for selection. The structural view on the selection aspect gives us a *multiplexer*, where:

- » The wires representing the constructor part of the *subject* are connected to the selection port.
- » The result of the alternatives are connected to the input ports.

For the synthesis of expressions to circuits we assume that all the functions that we will be working with are side-effect free, which is an aspect that can be statically asserted in Haskell. When the expressions in the alternatives are side-effect free, the parallel calculations happening in the eventual circuit will not interfere with each other. The observed behaviour of the complete circuit, of what in software terms would be called "speculative" parallel execution, is hence faithful to the semantics of the **case**-expression³.

Two, semantically equal but syntactically distinct, code examples of a counter circuit, and the circuit interpretation that corresponds to both specifications, are given in listing 3.4. The function counts up or down depending on the *direction* variable, and has a *wrap* variable that determines the wrap-around point of the counter.

The other aspect of **case** expressions, aside from *selection*, is binding the values of constructor fields to variables. This aspect is called *projection*. Given that a value of a data type with fields travels over N wires, projection is simply continuing with M of these wires that represent the field. Listing 3.5 demonstrates this *projection* aspect of **case** expressions and the corresponding circuit interpretation for a simple product type. In this figure we mark the bit-width (in the form of bit-indices) of the individual wires to get a better understanding of the circuit interpretation for projection.


³Assuming no alternative evaluates to bottom, which also would not have a circuit representation.


Description using case and if-then-else expressions

data Direction = Up | Down counter wrap direction x = case direction of Up \rightarrow if x < wrap then x + 1 else 0 Down \rightarrow if x > 0 then x - 1 else wrap

Description using pattern matching and guards

data $Direction = Up \mid Down$ 1 2 counter wrap Up | x < wrap = x + 1х 3 otherwise = 04 5 counter wrap Down x |x > 0= x - 16 otherwise = wrap 7





LISTING 3.4 - Counter circuit

In listing 3.6 we see the projection for a sum type, and the corresponding circuit interpretation. Here we see that the wires representing *b* and *y* use overlapping bit-indices ([7:0] and [7:7] out of the original [8:0]). This means that, when the *sf* value is constructed by *SumS8*, the sub-circuit representing the alternative for the *SumB* branch is not really operating on a *Bool*ean value. There is an analogous situation in the other alternative when *sf* value is constructed by *SumB*. However,

1

3

4

5


6

7

8

```
addPair ab = case ab of
Pair l r \rightarrow l + resize r
```

Circuit interpretation



LISTING 3.5 - Projection of a product type

even though the alternatives will be working on erroneous values in the above situations, because the expressions belonging to the alternatives are side-effect free, their corresponding sub-circuits will not affect the observable behaviour of the complete circuit. That is, the multiplexer will never output the value belonging to the erroneous alternative, and there is no information flow between the alternatives.

A final side-note that we want to make regarding both past and future circuit diagrams in this thesis: we will (often) draw individual ports and wires for the individual fields in a *product* type. Drawing separate wires, instead of splitting and combining wires, improves readability and does not affect the semantics of the diagram.

3.3 HIGHER LEVEL ABSTRACTIONS

3.3.1 POLYMORPHISM

Polymorphism allows a function to handle values of different data types in a uniform way. Haskell supports *parametric* polymorphism, meaning that functions can be written to work on values with an arbitrary type. As an example of a parametric polymorphic function, consider the type of the *fst* function, which returns the first element of a tuple:

```
1 fst :: (a,b) \rightarrow a
```


 $_{2}$ fst $(x, _{)} = x$

The type of *fst* is parametrised in *a* and *b*. This means that *fst* works for any tuple, regardless of what elements it contained in the tuple. This kind of polymorphism is very useful in circuit design, examples include: routing signals without knowing their exact type, or, specifying vector operations that work on vectors of any length

Haskell code

a data SumF = SumS8 (Signed 8) SumB Bool Given eitherS sf x = case sf of $SumS8 y \rightarrow x + y$ $Given SumB b \rightarrow if b then x else 0$

Circuit interpretation



LISTING 3.6 - Projection of a sum type

and element type. Polymorphism also plays an important role in most higher-order functions, as will be shown in the next subsection.

Another type of polymorphism supported in Haskell is *ad-hoc* polymorphism. In ad-hoc polymorphism, a function with a single interface can have different functionality depending on the type it is instantiated for. A primary example are the numeric operators ((+), (*), etc.), that have a single interface (e.g.: (*) ::: *Num* $a \Rightarrow a \Rightarrow a \Rightarrow a$), but operate differently whether applied to e.g. integers or complex numbers.

In Haskell, ad-hoc polymorphism is achieved through *type classes*, where a class definition provides the general interface of a function, and class *instances* define the functionality for the specific types. For example, certain numeric operators are gathered in the *Num* class (listing 3.7); so if we want to have those operators work on values of our type we must create an *instance* of *Num* for that type.

By prefixing a type signature of a function with class constraints (e.g.: Num $a \Rightarrow$), type parameters are constrained to types that have an instance for that class. For example, the arguments of the *subtract* function must have a type which has an instance for the *Num* type class because the *subtract* function subtracts them using the (-) operator (listing 3.8).

```
1 class Num a where

2 (+) :: a \rightarrow a \rightarrow a

3 (*) :: a \rightarrow a \rightarrow a

4 (-) :: a \rightarrow a \rightarrow a

5 ...
```

Instance for Integer (partial)

instance Num Integer where
 (+) = plusInteger
 (-) = minusInteger
 (*) = timesInteger
 ...

```
Instance for Complex (partial)
```

```
a data Complex a = !a :+ !a

instance (RealFloat a) \Rightarrow Num (Complex a) where

(x:+y) + (x':+y') = (x+x') :+ (y+y')

(x:+y) - (x':+y') = (x-x') :+ (y-y')

(x:+y) * (x':+y') = (x^*x'-y^*y') :+ (x^*y'+y^*x')

...
```

LISTING 3.7 - The Num type class and instances for Complex and Integer

```
1 subtract :: Num a \Rightarrow a \rightarrow a \rightarrow a
2 subtract x \ y = y - x
```

LISTING 3.8 - Function using a type-class method

 $C\lambda$ aSH supports both parametric polymorphism and ad-hoc polymorphism. A circuit designer can specify his own type classes and corresponding instances. There is, however, one constraint on parametric polymorphism: the function at the root of the function hierarchy⁴ cannot have polymorphic arguments, nor a polymorphic result. This constraint is sufficient to infer and propagate the *concrete* types in the rest of function hierarchy. As elaborated in section 3.2.2, we need to know the concrete types of the arguments and results to determine the bit-width for the values flowing through the circuit.

⁴In Haskell the function at the root of the function hierarchy is called *main*, in C\alphaSH it is *topEntity*.

1	$map::: (a \rightarrow$	$b) \rightarrow [a] \rightarrow [b]$
	тар _ []	
3	mapf(x:xs)	= f x : map f xs

LISTING 3.9 - The, higher order, map function

$_1$ vmap :: (a \rightarrow	$b) \rightarrow Vec \ n \ a \rightarrow Vec \ n \ b$
2 vmap _ Nil	= Nil
$_3$ vmap $f(x:>xs)$	= f x :> vmap f xs

LISTING 3.10 - The, higher order, vmap function

3.3.2 Higher-order functions

In Haskell, functions are *first class*, meaning that a function can have other functions both as arguments, and as its result. Functions that have other functions as arguments are called *higher-order* functions. An ubiquitous higher-order function in Haskell, and $C\lambda$ aSH, is the *map* function: the code for the map function is give in listing 3.9.

This *map* function applies a function f to all values in the list xs. For conversion to a circuit there are two problems with the *map* function:

- » It works with the *recursive* list type, a type for which we cannot determine the number of bits needed to encode a list value. Another problem is that the list can be infinite.
- » It is a *recursive* function, which, under the structural view, potentially describes infinite structure.

The equivalent function for *Vectors*, the *vmap* function (shown in listing 3.10), does, however, not suffer from these problems:

- » The Vector type has a hard-coded bit-width calculation, so we can determine the number of bits needed to encode a Vector value. Because the length of the Vector is encoded as a natural number in its type, it is also impossible to create an infinitely long Vector. It can be very long, but never, by definition, infinitely long: infinity is not a member of the natural numbers.
- » The function can be completely unfolded, even when the function is not applied to a concrete vector, there are hence no infinite structures. The reason that we can completely unfold the definition is that the type of the *Vector* allows us to infer which constructor must be used. When the vector is of length zero, it must be created with *Nil*, while non-zero length vectors must be created with :>.

So when we have:

1	topEntity	$:: Vec \ 4 \ Bool \rightarrow Vec \ 4 \ Bool$
2	topEntity	xs4 = vmap not xs4

The compiler can *correctly* unfold *vmap* once to:

1	$topEntity$:: Vec 4 Bool \rightarrow Vec 4 Bool
2	topEntity xs4 =
3	let x3 = case xs4 of $(x \Rightarrow) \rightarrow x$
4	—— xs3 :: Vec 3 Bool
5	$xs3 = case xs4 of (_ :> xs) \rightarrow xs$
6	in not $x3 :> vmap not xs3$

We repeat this process until we arrive at:

1		
2	topEı	ntity :: Vec 4 Bool \rightarrow Vec 4 Bool
3	topEı	ntity xs4 =
4	let	$x3 = case xs4 of (x :> _) \rightarrow x$
5		—— xs3 :: Vec 3 Bool
6		$xs3 = case xs4 of (_ :> xs) \rightarrow xs$
7	in	not $x3 :> $ let
8		$x^2 = case xs^3 of (x :> _) \rightarrow x$
9		xs2 :: Vec 2 Bool
10		$xs2 = case xs3 of (_ :> xs) \rightarrow xs$
11	in	not $x^2 :> $ let
12		$x1 = case xs2 of (x :> _) \rightarrow x$
13		—— xs1 :: Vec 1 Bool
14		$xs1 = case xs2 of (_ :> xs) \rightarrow xs$
15	in	not $x1 :> $ let
16		$x0 = case xs1 of (x :> _) \rightarrow x$
17		—— xs0 :: Vec 0 Bool
18		$xs0 = case xs1 of (_:> xs) \rightarrow xs$
19	in	not x0 :> Nil

3.3.2 - Higher-order functions


The completely unfolded definition corresponds to four not-gates in parallel, one for each element in the vector. We can see the original circuit description, and the circuit representation of the completely unfolded definition in listing 3.11.

Due to the aforementioned properties of the vector data type, all structurally recursive functions over vectors can be completely unfolded at compile-time. Higherorder functions over vectors can hence be used to capture many (parallel) composition patterns that are common in digital circuits. In listings 3.12 to 3.14 we see three such vector functions (*vmap*, *vzipWith*, and *vfoldl*), and their structural interpretations. These general structures of the corresponding circuits only emerge when the element types of the vectors have a straightforward bit-encoding. Haskell code

1

- topEntity :: Vec 4 Bool \rightarrow Vec 4 Bool
- ² topEntity xs4 = vmap not xs4

Circuit interpretation




LISTING 3.11 - Four not-gates in parallel

Haskell code

1 vmapf xs

Circuit interpretation



LISTING 3.12 – *vmap*: parallel composition of a unary function

That is, taking a look at listing 3.15, the circuit interpretation of *vzipWith* (*s*) (*vmap* (+) *xs*) *ys* is not the first, erroneous, interpretation where we see both the *vmap* and *vzipWith* stucture. The element types of the vector resulting from *vmap* (+) *xs* are functions, which, under the structural view, have no (straightforward) bit-encoding. The proper circuit interpretation is thus the second circuit, where the *vmap*-related structure is completely eliminated, and only the *vzipWith* structure remains.

1 vzipWith f xs ys


Circuit interpretation

LISTING 3.13 - vzipWith: parallel composition of a binary function

Haskell code

1 vfoldl f z xs

Circuit interpretation



LISTING 3.14 - vfoldl: left-associative reduction

This leads us to place a constraint on the use of higher-order functionality similar to the constraint placed on the use of polymorphism. That is, the function at the top of the function hierarchy can have neither:

- » Arguments that are, or contain, values of a function type, nor,
- » A result that is, or contains, a value of a function type.

Just as for polymorphism, higher-order functionality can be used in all other parts of the function hierarchy.


An example of a common circuit where polymorphism and higher-order functions lead to a very concise and natural description is: a crossbar. The code for this example can be seen in listing 3.16. The *crossbar* function selects those values from *inputs* that are indicated by the indexes in the vector *selects*. The interplay of polymorphism and higher-order functions results in a description that is both concise, and, without any form of annotation, highly parametric:


- » It is polymorphic in the number of inputs, which is defined by the vector length of *inputs*.
- » It is polymorphic in the number of outputs, which is defined by the vector length of *selects*.

Haskell code

 $_1$ vzipWith (\$) (vmap (+) xs) ys

```
Erroneous circuit interpretation
```





LISTING 3.15 - Erroneous and proper circuit interpretation

» It is polymorphic in the values of the data, which defined by the element type of *inputs*.

The *crossbar* function is just one of many examples where polymorphism and higherorder functions lead to a concise design that is naturally parametric; we will see more examples in chapter 5.


3.4 SEQUENTIAL LOGIC

Until now, we have only witnessed how we can describe *combinational* circuit in Haskell. As already highlighted in chapter 1, the behaviour of a function in Haskell is not influenced by any notion of time. Hence, under the structural view, functions in Haskell map most faithfully to combinational circuits. Does this mean we cannot describe sequential logic under this structural view?

When we take a look at a language that has a *behavioural* synthesis approach, such as Verity [23], we see that the resulting circuits have sequential elements. As already described earlier, the structural interpretation of general recursive functions are circuits with infinite structure, the behavioural interpretation taken by e.g. Verity does, however, not suffer from this problem. Verity's GoS [23] approach introduces sequential elements in the circuit, resulting in a circuit that calculates the result of the recursive function over multiple cycles. The behavioural synthesis approach thus translated the time-independent behaviour of the function, to a circuit whose behaviour is time-dependent. The created circuit gets extra ports to indicate when

¹ crossbar inputs selects = vmap (inputs !!) selects

Circuit interpretation



LISTING 3.16 - Crossbar

the data-ports contain a valid value: only at moments these ports are asserted does the circuit exhibit the same external behaviour as the time-independent behaviour of the original function.

In a way, specifications subject to the behavioural synthesis approach do not actually *describe* sequential logic, but the specification gets *mapped* to sequential logic. We also already saw in chapter 1 that the circuit interpretation of certain specifications under the structural view give rise to sequential circuits, such as the description of an SR-latch (listing 3.17). However, the semantics of the resulting sequential circuit do not match the time-oblivious semantics of the functional specification. What we desire is a construct in Haskell where the semantics of the functional specification matches the semantics of resulting sequential circuit.

3.4.1 Synchronous sequential circuits

Quoting chapter 1:

Sequential logic in digital circuits can be divided into *synchronous* and *asynchronous* logic. In synchronous logic, all memory elements update their state in response to a clock signal. In asynchronous logic, memory element can update their state at any time in response to a changing input signal. The clock signal in synchronous logic is an oscillating signal that is distributed to all the memory elements such that they all observe its level change simultaneously. A crucial aspect

Haskell code

```
srLatch :: Bit \rightarrow Bit \rightarrow (Bit, Bit)


srLatch r s = (q, nq)

where

q = nor r nq

nq = nor q s
```

Circuit interpretation



LISTING 3.17 - SR Latch

of synchronous logic is that the interval of the clock signal must be long enough so that the input signals of the memory elements can reach a stable value. The time it takes for a signal to become stable is determined by the largest propagation delay between any two memory elements with no other memory element in between. The (combinational) logic between memory elements must hence be completely acyclic. Synchronous design allows a designer to abstract from propagation delays, and reason about state changes as if they happen instantaneously and synchronised.

In a synchronous sequential circuits we are hence not interested in the exact times and levels of a signal, but only in the sequence of stable values of a signal. We can model that abstraction of a signal as a *stream*, where the element in the stream correspond to the stable values for the consecutive clock ticks:

¹ data Signal a = a :- Signal a

Functions defined over *Signals* can now be used to specify synchronous *sequential* circuits.


We can now use value recursion to specify feedback loops where, unlike the feedback loop in the SR-latch specification (listing 3.17), we have a one-to-one correspondence between the functional semantics of the specification, and the synchronous sequential semantics of the derived circuit. For example, given: Haskell code

```
1 counter = s

2 where

3 s = register \ 0 \ (s + 1)
```

Sequential circuit interpretation



LISTING 3.18 - Counter circuit

» A function, *register*, whose result is a *Signal* where the initial sample is *register*'s first argument, followed by the samples of *register*'s second argument. The behaviour of which corresponds to a d-flipflop with an asynchronous reset.

register ::
$$a \rightarrow$$
Signal $a \rightarrow$ Signal a

² register i s = i :- s


» And a Num instance for Signal.

instance Num $a \Rightarrow$ Num (Signal a) where (a:-as) + (b:-bs) = a + b:-as + bsfromInteger i = i:- fromInteger i...

We can create a circuit that counts the number of clock cycles since the last asynchronous reset using the specification shown in listing 3.18. The value recursion on *s*, under the structural view, gives rise to the feedback loop between the register and the adder. In listing 3.19 we can see that when we elaborate the specification of *counter*, in accordance with the functional semantics, we get a stream of values corresponding to the number of elapsed clock cycles. The second part of listing 3.19 shows the timing diagram of the structurally derived circuit, where we can see that there is truly a one-to-one mapping between the behaviour of the specification and the behaviour of the synthesised circuit.

```
definition of 's'
1 ---
  register 0 (s + 1)
2
  -- definition of 'register'
 0 :- s + 1
  -- definition of 's'
  0
    :- register 0 (s + 1) + 1
6
  -- definition of 'register'
  0 :- (0 :- s + 1) + 1
  -- definition of '+' and 'fromInteger'
  0 :- 0 + 1 :- s + 1 + 1
  -- definition of '+
11
12 \ 0 \ :- \ 1 \ :- \ s \ + \ 1 \ + \ 1
  -- definition of 's'
13
  0 := 1 := register 0 (s + 1) + 1 + 1
14
  -- definition of 'register
  0 :- 1 :- (0 :- (s + 1)) + 1 + 1
16
  -- definition of '+' and 'fromInteger'
17
18 \ 0 \ :- \ 1 \ :- \ 0 \ + \ 1 \ + \ 1 \ :- \ s \ + \ 1 \ + \ 1 \ + \ 1
  -- definition of '+
19
  0 :- 1 :- 2 :- s + 1 + 1 + 1
20
```

Timing diagram of the counter circuit



LISTING 3.19 – Elaboration of the *counter* specification (listing 3.18) and the timing diagram of the structurally derived circuit

3.4.2 A SAFE INTERFACE FOR SIGNAL

We have seen that adding an element to the head of the *Signal* stream corresponds to a memory element in the derived circuit:

1 register :: $a \rightarrow Signal \ a \rightarrow Signal \ a$ 2 register $i \ s = i \ :- \ s$

Many forms of *Signal* manipulations do, however, not have a corresponding circuit interpretation. For example, the following specification:

```
1 delayInc :: a \rightarrow Signal \ a \rightarrow Signal \ a
2 delayInc i (s :- ss) = i :- s :- delayInc i ss
```

class Functor f where 1 $fmap :: (a \rightarrow b) \rightarrow f a \rightarrow f b$ 2 3 $(\langle \$ \rangle)$:: Functor $f \Rightarrow (a \rightarrow b) \rightarrow f a \rightarrow f b$ 4 $f \langle \$ \rangle a = fmap f a$ 5 6 class Functor $f \Rightarrow$ Applicative f where 7 pure :: $a \rightarrow f a$ 8 $(\langle * \rangle) :: f(a \rightarrow b) \rightarrow f a \rightarrow f b$ 9 10 instance Functor Signal where 11 fmap f (s :- ss) = f s :- fmap f ss12 13 instance Applicative Signal where 14 = let s = a :- s in spure a 15 $(f :- fs) \langle * \rangle \sim (a :- as) = f a :- fs \langle * \rangle as$ 16

LISTING 3.20 - Applicative Functor [42] interface for Signal

Would result in a circuit that has the following waveform:



Where we can clearly see that subsequent input values are delayed by an increasing number of clock cycles on the output. Such a circuit would need an infinite amount of memory and is clearly not realisable.

To protect the circuit designer from himself, it is preferable to hide the constructor, (:-), and instead offer an interface to the *Signal* data type, and accompanying primitive(s), through which he can only specify realisable sequential circuits. We have already seen the most important primitive, the *register* function, which is the only primitive that can introduce memory elements in a circuit. *Signals* can subsequently only be manipulated through an *Applicative Functor* [42] interface, which is shown in listing 3.20.

Using the operators of the *Applicative* and *Functor* type class we can apply a function that only works on the individual elements of a *Signal*, a function representing a *combinational circuit*, to operate on all elements in the *Signal* sequentially. We can elaborate the use of these operators more clearly using the example shown in listing 3.21.


```
<sup>1</sup> multiplyAndAdd :: Signed 7 \rightarrow Signed 7 \rightarrow Signed 7 \rightarrow Signed 7
<sup>2</sup> multiplyAndAdd x y acc = x * y + acc
```

Sequential multiply-and-accumulate (MAC) specification

mac :: Signal (Signed 7) \rightarrow Signal (Signed 7) \rightarrow Signal (Signed 7) 1 mac x y = accwhere = register 0 acc' асс = multiplyAndAdd (\$) x (*) y (*) acc acc'

Derived MAC circuit

2



LISTING 3.21 - Multiply-and-Accumulate circuit

At the top of listing 3.21 we see the combinational *multiplyAndAdd* function that multiplies the two number x and y, and adds a third number, acc, to the result of this multiplication. In the middle part of listing 3.21 we create the sequential multiply-and-accumulate (MAC) function, where we apply the (combinational) multiplyAndAdd function, which expects arguments of type Signed 7, to variables of a Signal type, Signal (Signed 7), using the (\$) and (*) operators. The derived circuit is depicted at the bottom of listing 3.21.


ABSTRACTIONS OVER SIGNAL 3.4.3

All sequential circuits will ultimately be composed out of:

- » The register function, and,
- » The pure, (\$), and (*) functions that lift combinational values and functions to the sequential Signal domain.

Haskell code

Sequential circuit interpretation



LISTING 3.22 – Mealy machine

Although working directly with these functions and operators suffices for small circuits, it is preferable to take a more principled approach when designing larger circuits. One such approach, originally put forward as the main technique for designing sequential circuits in $C\lambda$ aSH prior to the *Signal* type ([38] and [CB:7]), is to design every sequential circuit by solely specifying the combinational circuit part of a Mealy machine [44]. A circuit specification would follow the template given in listing 3.22.

Where both the new state of the circuit, and the output of the circuit, are a function of the current state and the inputs. The multiply-and-accumulate (MAC) circuit is described as follows in the Mealy machine style:

```
<sup>1</sup> macT :: Signed 7 → (Signed 7, Signed 7) → (Signed 7, Signed 7)

<sup>2</sup> macT acc (x,y) = (acc', acc)

<sup>3</sup> where

<sup>4</sup> acc' = x * y + acc
```

All that is missing to describe the complete behaviour of the circuit is its initial state, the contents of the memory element on the first clock cycle. What is needed is a function that takes as arguments the standardised Mealy machine description, the initial content of the memory, and cast it into a function that works on *Signals*. This *lifting* function is defined in listing 3.23. The complete specification of the

LISTING 3.23 - Creating Mealy machines

```
 (\langle \wedge \rangle) :: (s \to i \to (s, o)) \to s \to (Signal \ i \to Signal \ o) 

 2 \ mealyT \langle \wedge \rangle \ initS = 

 3 \ \lambda inp \to let \ r = register \ initS \ r' 

 4 \qquad (r', outp) = unbundle \ (mealyT \langle \$ \rangle \ r \ \langle * \rangle \ inp) 

 5 \qquad in \ outp
```

LISTING 3.25 - Creating Mealy machines

MAC circuit, with its cycle-by-cycle behaviour determined by *macT*, and an initial accumulation value of zero, is then given by:

 $_{1} mac = macT \langle \wedge \rangle 0$

One set of functions that we need to introduce before we go on to the next topic, are the *bundle* and *unbundle* functions, as they will be used in chapter 5. The observant reader will notice that in the definition of $\langle \wedge \rangle$ that we used (*fst* $\langle \$ \rangle$ *outp*), and (*snd* $\langle \$ \rangle$ *outp*), to get the individual elements out of the tuple *Signal* (*s*,*o*) returned by *mealyT*. That is, we can not write: (r', *outp*) = *mealyT* $\langle \$ \rangle$ $r \langle * \rangle$ *inp*, because the expression: *mealyT* $\langle \$ \rangle$ *s* $\langle * \rangle$ *inp*, has type *Signal* (*s*,*o*), and not (*Signal s, Signal o*). The synchronisity assumption behind the *Signal* type does, however, ensure that the two types are *isomorphic*. We capture this isomorphism with the *Bundle* type class shown in listing 3.24, where we see both the class definition and two instance definitions.

The *Bundle* type class defines the associated type [11], *Unbundled a*, which captures the *other side of the isomorphism* with *Signal a*, and the *bundle* and *unbundle* functions that capture the transformations between these types. In the *instance* declarations we see how *Unbundled a* captures the other side of the isomorphism, where *Unbundled* (a,b) = (*Signal a*, *Signal b*) which is isomorphic to *Signal* (a,b), and *Unbundled* (a,b,c) = (*Signal a*, *Signal b*, *Signal c*) which is isomorphic to *Signal* (a,b,c). Using the functions from the *Bundle* class we can now write the ($\langle \wedge \rangle$) combinator as shown in listing 3.25.

```
    class Bundle a where
    type Unbundled a
```

- $_3$ bundle :: Unbundled $a \rightarrow$ Signal a
- 4 unbundle :: Signal $a \rightarrow$ Unbundled a

Bundle instance for 2-tuple

instance Bundle (a,b) where type Unbundled $(a,b) = (Signal \ a, Signal \ b)$ bundle $(a,b) = (,) \langle \$ \rangle \ a \langle \ast \rangle \ b$ unbundle $ab = (fst \langle \$ \rangle \ ab, snd \langle \$ \rangle \ ab)$

Bundle instance for 3-tuple


```
instance Bundle (a,b,c) where

type Unbundled (a,b,c) = (Signal \ a, Signal \ b, Signal \ c)

bundle (a,b,c) = (,,) \langle \$ \rangle \ a \langle * \rangle \ b \langle * \rangle \ c

unbundle abc = ((\lambda(x,-,-) \rightarrow x) \langle \$ \rangle \ abc

(\lambda(-,-,x) \rightarrow x) \langle \$ \rangle \ abc)
```



3.4.4 Multiple clock domains

The *Signal* constructs gives rise to synchronous sequential circuits that are synchronised to a single, unnamed, clock. We can generalise the *Signal* construct by naming the clock the circuit is synchronised to, and consequently give rise to compositions of circuits that are synchronised to different clocks. We implement these *Signals* with a named clock as a *newtype* wrapper around the *Signal* data type, using a *phantom* type to represent the clock to which the circuit is synchronised:

¹ newtype CSignal (clk :: Clock) a = CSignal (Signal a)

The *kind* of the type parameter *clk* is *Clock*, which is a promoted data type [75] given by:

¹ data Clock = Clk Symbol Nat

Where *Symbol* is a *type*-level *String*, and *Nat* is a *type*-level natural number. The *Symbol* is the actual *name* of clock, and the *Nat* represents the period of the clock, where this period is dimensionless. The periods are dimensionless as we are only interested in relative differences between clocks. That is, when we compare, *Clk* " A" 725, with, *Clk* "B" 225, the only statement that we want to make is that "A" has a $\frac{29}{9}$ longer period than "B". The reason to include both the name and the period of the clock will be made clear at the end of this section.

a data Clock = Clk Symbol Nat a data SNat (n :: Nat) where SNat :: KnownNat n \Rightarrow SNat n 4 data SSym (s :: Symbol) where SSym :: KnownSymbol s \Rightarrow SSym s 5 data SClock (clk :: Clock) where 7 SClock :: SSym name \Rightarrow SNat rate \Rightarrow SClock (Clk name rate)

LISTING 3.26 - SClock singleton type

For similar safety reasons as those for hiding the (:-) constructor for the *Signal* type, so too will the *CSignal* constructor be hidden from the circuit designer. As for the *Signal* type, we expose one primitive, *cregister*, which can introduce memory elements in circuit specifications working on *CSignals*:

```
<sup>1</sup> cregister :: SClock clk \rightarrow a \rightarrow CSignal clk a \rightarrow CSignal clk a
<sup>2</sup> cregister _ i (CSignal s) = CSignal (i :- s)
```

Which has nearly the same signature as the *register* function, except that it gets an extra *singleton* [15] argument that represents the clock to which the register is synchronised. The singleton type, *SClock clk*, is used as the value representation, or witness, of the *clk* type which encodes the clock to which the circuit is synchronised to. We define *SClock* in listing 3.26, where the constructor, *SClock*, uses the singleton types *SSym* and *SNat* as arguments for the name and period of the clock.

We need these singleton types because Haskell has a clear phase-distinction between values / terms and types, meaning, amongst others, that types cannot be indexed by terms. In a dependently typed language, such as Idris [9], we could have defined *cregister* as:

```
<sup>1</sup> cregister : (clk : Clock) \rightarrow a \rightarrow CSignal clk a \rightarrow CSignal clk a
<sup>2</sup> cregister _ i (CSignal s) = CSignal (i :- s)
```

Where *clk* would be a normal value, instead of a type.

Composition of multiple clock domains

By encoding the clock in *CSignal*'s type we ensure, in a type-safe manner, that circuits synchronised to one clock do not access signals belonging to a circuit synchronised to another clock by accident. That is, applying a function f, with the type:

 $f :: CSignal (Clk "A" 725) Bool \rightarrow CSignal (Clk "A" 725) Bool$

To an argument *a*, with the type:

Gives rise to a type error. These so-called clock domain crossings should only happen under clear intent of the circuit designer. That is, the designer will have to explicitly compose f with function a *sync* that has the type:

 $_{1}$ sync :: CSignal (Clk "B" 225) Bool \rightarrow CSignal (Clk "A" 775) Bool

Which can synchronise the signals in clock domain "B" to clock domain "A".

Signals that originate from a circuit synchronised to a clock "A", and connected to a circuit synchronised to a clock "B", are considered *asynchronous* inputs for the circuit synchronised to clock "B". Asynchronous inputs can induce meta-stability in bi-stable circuits, such as d-flipflops, which are used as memory elements in synchronous circuits. Memory elements in a meta-stable state output a value that is neither logically o nor logically 1, but somewhere in-between (or in some cases oscillating between the two, in a rate different from the clock rate). Such an error value can quickly lead to a complete (logical) failure of the circuit. Synchronisers are circuit elements that, as the name suggests, synchronise asynchronous inputs to the clock to which the rest of circuit is synchronised to. Although they do not completely prevent the memory elements in a circuit from ever going into a meta-stable state, they reduce the chance at meta-stability to a statistically acceptable level (e.g. once every ten years).

There are many possible designs for these synchronisers, each with their own suitability for a specific situation. The fact that meta-stability leads to failure, and that there are many possible synchroniser designs, led us the design where the clocks are encoded at the type-level in *CSignal*, thereby always forcing the designer to make an (informed) choice in synchroniser design when crossing clock domains.

Synchronisation primitive

Although the synchronisation circuits can be described in terms of the functions and primitives described earlier in this chapter, we need one extra primitive that does the actual conversion from, *CSignal ClkA a*, to, *CSignal ClkB a*. This primitive, *unsafeSynchroniser*, whose exact behaviour is described in appendix B, will basically be represented by a simple *wire* in the synthesised circuit. The name of the primitive is prefixed with the word *unsafe* because, although it converts a signal from one clock domain to the other, it does nothing to reduce the chance for a memory element to exhibit meta-stable behaviour. The type signature of *unsafeSynchroniser* is:

1	unsafeSynchroniser	::	SClock clk1
2		\rightarrow	SClock clk2
3		\rightarrow	CSignal clk1 a
4		\rightarrow	CSignal clk2 a

Where we can see that the function has two singleton arguments, representing the clock corresponding to the incoming signal, and the clock representing the outgoing signal, respectively. The exact behaviour of the synchronisation primitive conforms to a specific scenario:

- » All the clocks in the system are derived from a single master clock, that is, they are synchronised.
- » There is a shared reset signal for all clock domains, which is de-asserted just before the simultaneous rising edges of all clock signals. All circuits thus *start* at the same time.

Working with *derived* clocks in a multi-clock system is very common (in FPGAs), so the behaviour of the synchronisation primitive covers many use-cases. This does, however, mean that, if we are in a situation where the circuits have completely independent clocks, the simulation behaviour will not correspond to every possible observed behaviour of the synthesised multi-clock circuit. It will, in that situation, only correspond to the *one* (rare) case that the clocks are accidentally in-sync.

So, in case the eventual circuit does work with derived clocks, and the circuit designer wants to exploit this feature in a multi-clock design, the designer will be able to observe the desired behaviour in simulation. When the eventual circuit works with independent clocks, the designer must make sure that the correct functioning of the circuit is not dependent on the *in-sync* behaviour exhibited by the synchronisation primitive.


In listing 3.27, we can see: the code for a multi-clock circuit, the derived circuit, and the timing diagram corresponding to the derived circuit. The circuit has three clocks: one with a period of 3, *clk*1, one with a period of 2, *clk*2, and one with a period of 4, *clk*3. The circuit consists of a counter circuit, that starts counting from zero, and is synchronised to *clk*1. The counter is connected to a register, *R*1, synchronised to *clk*2, which is subsequently connected to a register, *R*2, synchronised to *clk*3. The top of the timing diagram shows the resets and three clocks, and the outputs of the individual sub-circuits. The clocks and the resets correspond to the scenario sketched earlier. There are shaded vertical lines indicating when the three clocks are synchronised: red when all three clocks are synchronised, and grey when only two of the three clocks are synchronised.

The bottom of the timing diagram shows two *hypothetical* signals that describe inputs of the two registers R_1 and R_2 . By *hypothetical* we mean: what the inputs of the registers R_1 and R_2 would have looked like if their inputs were synchronised to the same clock as the registers themselves. These signals, D_1^{in} and D_2^{in} , are derived by time-shifting Q_1 and Q_2 one cycle of their respective clocks into the past.


Design with three clock domains

```
clk_1 :: SClock (Clk " clk_1 " 3)
 1
    clk<sub>1</sub> = SClock SSym SNat
 2
 3
    clk_2 :: SClock (Clk " clk_2 " 2)
 4
    clk<sub>2</sub> = SClock SSym SNat
 5
 6
    clk_3 :: SClock (Clk " clk_3 " 4)
 7
    clk<sub>3</sub> = SClock SSym SNat
 8
 9
    counter clk = let s = cregister clk \circ (s + 1) in s
10
11
    multiClock = cregister clk_3 50
12
                                                clk<sub>2</sub> clk<sub>3</sub>
                   $ unsafeSynchroniser
13
                   s cregister clk<sub>2</sub> 99
14
                   $ unsafeSynchroniser clk<sub>1</sub> clk<sub>2</sub>
15
                   $ Cout
16
      where
17
          c_{out} = counter \ clk_1
18
```

Derived circuit



Timing diagram of the derived circuit



LISTING 3.27 - Multi-clock design: specification, circuit, and timing diagram

The synchronisation primitive, *unsafeSynchroniser*, is responsible for the creation of the streams corresponding to the timing diagrams of these *hypothetical* signals. So:

- » Given the stream of values corresponding to the timing diagram of c_{out}:
 [0,1,2,3,4, ..).
- » The *unsafeSynchroniser* primitive creates the *oversampled* signal that corresponds to the timing diagram of D_1^{in} : [0,1,2,2,3,4,4, ...).

Similarly:

- » Given the stream of values corresponding to the timing diagram of Q_1 : [99, 0,1,2,2,3,4,4, ...).
- » The *unsafeSynchroniser* primitive creates the *compressed* signal corresponding to the timing diagram of D_2^{in} : [99,1,2,4, ...).

Final remarks

Earlier we said we would explain why both the name and period of the clock are encoded in the *Clk* type: the reason that we do is to have a simple and safe synchronisation primitive. We encode the name of the clock so that we can distinguish two independent clocks that have the same period. Two independent clocks, even if they have the same period, must always be synchronised for the meta-stability reasons stated earlier. We should hence not model such a system as having a single clock. Choosing to encode the characteristics that set independent clocks with the same period apart, such as phase-difference and drift-rates, would complicate both the *CSignal* type, and the behaviour of the *unsafeSynchroniser* primitive. Only encoding the name, but not the period, of the clock is potentially unsafe: it would lead to a design where the periods would be specified as part of *unsafeSynchroniser*. This could give rise to situations where the *same* clock is erroneously attributed with *different* periods at distinct locations of *unsafeSynchroniser*.

3.5 Conclusions and future work

This chapter showed how we can model / specify both combinational and synchronous sequential circuits in C λ aSH. Under the structural view, we can reason straightforwardly how a specification is synthesised to a circuit. In general, every function application is synthesised to an instantiation of the corresponding component. As a result, synthesised circuits are maximally parallel given their specification. A downside of the structural view is that sequential execution has to be manually specified: a designer will need to specify his own control logic to execute an algorithm sequentially. In SAFL [47] for example, which takes a behavioural synthesis approach, functions are only instantiated once, and function application is translated to control logic to facilitate concurrent access resulting from multiple

3.5 – Conclusions and future work

function applications. In SAFL we would thus get a circuit that is (almost⁵) maximally sequential, and we have to duplicate functions to get a more parallel circuit. In Verity [22] there is also no need to specify one's own control logic: recursion using its *fix*-point construct is mapped to sequential circuitry. Parallel composition, however, has to be manually specified.

In C λ aSH, we model feedback loops by *value recursion*. Haskell's non-strict evaluation mechanism makes both the specification and simulation of these circuit specifications far more natural than in a strict setting. In a strict setting, in order to simulate our specifications, we would have to make sure that all computations involved in a feedback loop are properly delayed by creating a *thunk*. One strict operation somewhere in the function hierarchy would force the complete computation of the feedback loop. As we cannot know if a function will be used in a feedback loop, we can only anticipate by creating thunks everywhere, basically mimicking non-strict evaluation.

In an earlier version of $C\lambda$ aSH, [CB:7], we did not use the *Signal* type to model the values manipulated by synchronous sequential circuits. Instead, we modelled synchronous sequential circuits by solely describing the combinational part of a Mealy machine (in the same way as we have seen them in section 3.4.3). As a result, a composition of sequential circuits also had to be modelled in the form of a Mealy machine. Additionally, the arguments and result representing the state of the subcomponents must be aggregated in the argument and result of the bigger Mealy machine. That is, given two Mealy machine descriptions, *f* and *g*, the function *h* that composes them will look, in general form, like:

Where fS, gS, fS', and gS', correspond to the state of f and g, and, hS and hS' correspond to the state of h. The downside of this old approach is that the aggregation is very repetitive, pollutes the local namespace of a function, and is prone to errors that break the Mealy machine abstraction. By the latter we mean that sub-states of the Mealy machines must be aggregated unchanged, and the current and updated states have to appear in the same order across the argument and the result. That is, the following definition of h would be erroneous:

```
h ((fS,gS),hS) inp = (((gS',fS'),hS'),outp)
where
```

⁵Primitive operations in SAFL are implicitly duplicated, and will hence operate in parallel.

Where the updated state of g, gS', is aggregated as the updated state of f, and visaversa. Depending on the types of fS' and gS', such a switch might be caught as a type-error, or it might, in a more unfortunate situation, not be caught as a type error.

In [CB:9] we describe how we encapsulate our Mealy machines description in an automata arrow [53], and use the arrow notation [52] for the composition of sequential circuits. The encapsulation in an automata arrow abstracts the process of subdivision and aggregations of substates, thus solving the problems mentioned earlier regarding manual subdivision and aggregation. Using arrows does, however, have two downsides:

- » Arrows can only have one input: multiple inputs must hence be aggregated in a tuple. Functions / Arrows representing a sequential circuit can hence not be specified in a curried form. Consequently, if one wants to partially apply an arrow, he / she will need to wrap the arrow in a lambda abstraction first.
- » The arrow notation has its own local scope, meaning variables bound within the arrow notation can only be referenced within the arrow-notation block, and not from the where clause.

By using the *Signal* type as presented in this chapter we suffer from neither of the above problems:

- » There is no special syntax for the composition of functions representing sequential circuits, and consequently no separate scope. Composition can be done within regular where-clauses and let -expressions.
- » We are not forced to aggregate the inputs of a function representing a sequential circuit into a tuple, meaning that a sequential circuit can be modelled as a curried function. Consequently, partial application of a function representing a sequential circuit is just as straightforward as partially applying any other curried function.

3.5.1 FUTURE WORK

Working with values of the *Signal* type precludes the use of straightforward pattern matching in the specifications of sequential circuits. In section 3.4.3 we already saw that a *Signal* of a product type is isomorphic to the product of *Signal* types, a fact exploited by the *Bundle* type-class. Pattern matching on *Signals* of product types is hence possible by manually inserting *unbundle* at the place we want to pattern match. A possible extension, beyond what is currently supported by either Haskell or the language extensions of GHC, is to insert *bundle* and *unbundle* automatically, knowing that the isomorphism in the *Bundle* type class is guaranteed by the synchronisity assumption underlying *Signal*. We could subsequently use pattern matching on product types in specifications of sequential circuits, without having to worry where to add *bundle* and *unbundle*.

Pattern matching on *Signals* of sum types is even more difficult. First of all, there is no isomorphism between a *Signal* of a sum-type, and a sum(-of-products) of a *Signal*, meaning that we cannot define a *Bundle* instance for sum types. What is, however, possible is to emulate patterns and pattern matching using the techniques for Lava, shown earlier in chapter 2. The disadvantages of those techniques have also already been described in chapter 2. Those techniques also do not offer a way for functions to be defined in terms of multiple clauses. Future work lies in defining a synchronous semantics for pattern matching on sum-types from which an implementation, perhaps using source-to-source transformations to a specification using the techniques in chapter 2, can follow.

4 Type-Directed Synthesis

ABSTRACT – A straightforward synthesis from functional languages to digital circuits transforms variables to wires. The types of these variables determine the bit-width of the wires. Assigning a bit-width to polymorphic and function-type variables within this direct synthesis scheme is impossible. Using a term rewrite system, polymorphic and function-type binders can be completely eliminated from a circuit description, given only minor and reasonable restrictions on the input.

4.1 INTRODUCTION

In the previous chapter we discussed the use of Haskell for specifications of synchronous digital circuits and the structural interpretation of these descriptions. This chapter will discuss the C λ aSH compiler, whose purpose is to produce a *netlist* from the high-level Haskell description. Industry standard tools can then be used for further processing, such a programming an FPGA or creating an ASIC.

This chapter is split up roughly into two parts, the first part describes the compiler pipeline and certain engineering details. The second part provides details about the *synthesis* process. The translation from a (functional) description to a netlist is called *synthesis* in hardware literature (where it would be called *compilation* in software literature). The set of rules and transformations that together describe the conversion procedure from *description* to *netlist* is called a *synthesis scheme*.

The C λ aSH compiler uses a term rewrite system (TRS), with bound variables, to drive the synthesis process. The objective of the TRS is to produce a *normal form* of the description which can be trivially converted to a netlist. This chapter provides proofs that the transformations of the TRS preserve the types and semantics of

Parts of this chapter have been published in [CB:13]

expressions. Additionally we prove that, given reasonable restrictions, the TRS will always find the normal form.

The next subsection gives both a definition for netlists, and an introduction to synthesis schemes by describing a specific instance for a small functional language. The definition and introduction are both informal, but hopefully instil an intuition for the process of transforming a functional description to an actual circuit.

4.1.1 NETLISTS & SYNTHESIS

A netlist is a textual description of a digital circuit [17]. It lists the components that a circuit contains, and the connections between these components. The connection points of a component are called ports, or pins. The ports are annotated with the bit-width of the values that flow through them. A netlist can either be hierarchical or flattened. In a hierarchical netlist, sub-netlists are abstracted to appear as single components, of which multiple instances can be created. By instantiating all of these instances, a flattened netlist can be created.

A synthesis scheme defines the procedure that transforms a (functional) description to a netlist. Synthesis schemes defined for different languages, which nonetheless have common aspects, will be called a synthesis scheme *family*. The C λ aSH compiler uses a synthesis scheme, which we will call $\mathcal{T}_{C\lambda}$, that is an instance of the larger synthesis scheme family that will be referred to as \mathcal{T} . The following aspects are shared by all instances of \mathcal{T} :

- » It is completely syntax-directed.
- » It creates a hierarchical netlist.
- » Function *definitions* are translated to components, where the arguments of the function become the input ports, and the result is connected to the output port.
- » Function *application* is translated to an instance of the component that represents the corresponding function. The applied arguments are connected to the input ports of the component instance.

To demonstrate \mathcal{T} , a simple functional language, \mathcal{L} , is introduced in figure 4.1. \mathcal{L} is a pure, simply-typed, first-order functional language. A program in \mathcal{L} consists of a set of function definitions, which always includes the *main* function. Expressions in \mathcal{L} can be: variable references, primitives, or function application. Figure 4.3 shows a small example program defined in the presented functional language.

The synthesis scheme for \mathcal{L} , called $\mathcal{T}_{\mathcal{L}}$, is defined by two transformations: $[\![]\!]_p$ and $[\![]\!]_e$, in which $[\![]\!]_p$ is initially applied to the *main* function to create the hierarchical netlist. A graphical definition of the $[\![]\!]_p$ and $[\![]\!]_e$ transformations is depicted in figure 4.2. Again, the purpose of this subsection is to give an intuition for the synthesis process, not to give a formal account of $\mathcal{T}_{\mathcal{L}}$. The transformation $[\![]\!]_p$ creates a component definition for a function f, where input ports correspond to

$p ::= f \overline{x} = e; p$ main $\overline{x} = e$	Function definitions Main function
e ::= x	Argument reference
$\otimes \overline{e}$	Primitive
$f \overline{e}$	Function application

FIGURE 4.1 – \mathcal{L} : a simple functional language




FIGURE 4.2 – $\mathcal{T}_{\mathcal{L}}$: A synthesis scheme for \mathcal{L}

1 double
$$x = x \star x$$

² main
$$x y = (double x) + (double y)$$



the argument of f. Additionally, $[\![]]_p$ creates an output port for the result of the expression e, which is connected to the outcome of the $[\![]]_e$ transformation applied to e.

Figure 4.2 shows that $[\![\,]\!]_e$ transforms a reference to an argument x, to a connection with the input port x. Function application of a function f is transformed to an instantiation of the component f. The $[\![\,]\!]_p$ transformation will be called for the definition of f in case there is no existing component definition. Arguments to f are subsequently transformed by $[\![\,]\!]_e$, and the outcome of these transformations are connected to the input ports of the component f. The process for the transformations of primitives is analogous to that of functions, except that $[\![\,]\!]_p$ will not be called for the definitions.

Applying the synthesis scheme $T_{\mathcal{L}}$ to the example program given in figure 4.3 results in the (graphical representation of the) netlists depicted in figure 4.4. The netlist representation of *main* shows that synthesis schemes belonging to T ex-




FIGURE 4.4 – Netlist of the example program in figure 4.3, created by $\mathcal{T}_{\mathcal{L}}$

ploit the *implicit parallelism* present in (pure) functional languages: as there are no dependencies between the operands of the addition, they are instantiated side-by-side. During the actual operation of the circuit, electricity flows through all parts simultaneously, and the instances of *double* will actually be operating in parallel.

4.2 COMPILER PIPELINE

Now that we have seen an informal introduction to the synthesis of functional languages, we will move on to some of the engineering details of the C λ aSH compiler. The C λ aSH compiler is not a complete rewrite of a Haskell compiler targeted at doing circuit synthesis. It actually reuses a large part of GHC. The C λ aSH compiler is roughly split into three parts:

- **Front-end:** The front-end of the compiler exists of parsing, type-checking, and desugaring the Haskell code. For this part of the compiler, $C\lambda$ aSH uses the GHC API [65]. The GHC API exposes the internals of the GHC compiler as a library for other projects to use. The output of this stage is not an abstract syntax tree (*AST*) of the Haskell code, but an AST of the internal core language of GHC: System FC [62, 68, 69, 75].
- Normalisation: The description in System FC still contain constructs which are non-trivial to translate to a netlist. The normalisation process uses a term rewrite system (TRS), as mentioned earlier in the chapter, to transform the System FC description into a shape where these untranslatable constructs no longer exists. The inner workings of this TRS are discussed in great detail in the second part of this chapter. The result of this stage of the compiler is thus a System FC description in a *normal form* suitable for a translation to a netlist.
- **Netlist generation:** When the System FC description has been transformed into its suitable normal form, it is converted to a generic netlist data type. This generic netlist data type is currently pretty printed to VHDL, although generation of Verilog is not precluded.

Lambda calculus

The lambda calculus is a formal system for expressing computation in terms of functions. Its grammar for expressions is:

e, u	::=		Expressions
		x	Variable reference
		$\lambda x.e$	Abstraction
		e u	Application

Where the expression $\lambda x.e$ is an anonymous function with an argument named *x*, and body *e*. A computational step is described by beta reduction:

$$(\lambda x.e) u \Longrightarrow e[u/x]$$

Which states that, when there is an application of an abstraction, all occurrences of x in e are substituted by the expression u.

The lambda calculus can be expanded to express more properties of an expression. For example, we can annotate function arguments with a type, $\lambda x : Bool.e$, and subsequently check if expressions are correct according to their types. Continuing this line of reasoning we can start abstracting over the types of function arguments, $\Lambda a.\lambda x : a.e$, where the function is now *polymorphic* in its argument.

A large part of the compiler, and certainly this thesis, centres around System FC, so we will first introduce System FC before moving on with discussing the rest of the compiler pipeline.

4.2.1 System FC

The syntactically rich Haskell language is desugared to a much smaller language, called System FC [62], by the GHC API [65]. The actual AST corresponds most to a combination of the calculi System F_C^{\uparrow} [75] and System FC₂ [68], extended with recursive let-expressions. We will, however, present our work in the context of the latest incarnation of System FC, as described by Weirich et al. [69]. This latest version generalises the earlier work on System FC. So even though the implementation of the C λ aSH compiler works with an AST corresponding to an older version of System FC, the proofs and theory as presented in this thesis carry over to the implementation.

System FC [69] is a Church-style polymorphic lambda-calculus with first-class type quality proofs which are called *coercions*. It supports generalized algebraic data types (*GADTs*) [74], and type-level functions (encoded in the Haskell source language in the form of type families [11, 16]). Novel in the work of Weirich et al. [69], compared to earlier versions of System FC, is the unified type and kind

Typing judgements

A typing *judgement* is a formal statement about the type of an expression. The most basic form is:

 $\Gamma \vdash e : \tau$

which expresses: in the context Γ , the expression *e*, has the type τ . These judgements are used in type derivation rules. For example, the following inference rule:

 $\frac{\Gamma, x: \sigma \vdash e : \tau}{\Gamma \vdash \lambda x: \sigma. e : \sigma \to \tau}$

states that: if we can derive that *e* has the type τ in the context Γ , extended with the variable *x* of type σ . Then we can derive that *e* abstracted over *x*, $\lambda x : \sigma.e$, has the function type $\sigma \rightarrow \tau$. Sometimes we add a tag to a judgement, by subscripting the turnstile (\vdash), to indicate that the judgements refers to a particular set of type derivation rules. For example, the judgement:

 $\Gamma \vdash_{co} \gamma : \tau \sim \sigma$

states that the coercion γ witnesses the equality between types τ and σ . The co subscript in \vdash_{co} indicates that this is a judgement in the typing derivation rules for coercions.

(the type of types) hierarchy. We will present a slightly adapted version, where the expression language is extended with: recursive let-expressions, primitive operations, and projections. The grammar for this slight variant of System FC is given in figure 4.5; it uses, like the rest of this chapter, the notation described in figure 4.7. For space reasons, the grammar for coercions is put in a separate figure, figure 4.6.

Coercions

Coercions are the distinguishing feature of System FC, although they play only a small role in this thesis. Coercions witness the *non-syntactical* equality of two types, that is, the judgement:

$$\Gamma \vdash_{co} \gamma \quad : \quad \tau_1 \sim \tau_2$$

checks that the coercion γ proves that τ_1 and τ_2 are equal. Using casts, $e \triangleright \gamma$, we can *safely* coerce the types of expressions:

$$\frac{\Gamma \vdash_{\mathrm{tm}} e \ : \ \tau_1 \qquad \Gamma \vdash_{\mathrm{co}} \gamma \ : \ \tau_1 \sim \tau_2}{\Gamma \vdash_{\mathrm{tm}} e \triangleright \gamma \ : \ \tau_2}$$

So given that the expression *e* has type τ_1 , and the coercion γ is a witness of the equality $\tau_1 \sim \tau_2$, the type of $e \triangleright \gamma$, is τ_2 .


Н	::=		Type constants
		(\rightarrow)	Arrow
		*	Type/Kind
		Т	Type constructor
		Κ	Promoted data constructor
w	::=		Type-level names
		а	Type variables
	İ	F	Type functions
	İ	Н	Type constants
σ, τ, κ	::=		Types and Kinds
	1	W	Names
	i	$\forall a:\kappa.\tau$	Polymorphic types
	i	$\forall c: \phi. \tau$	Coercion abstr. type
	i	$\tau_1 \tau_2$	Type/kind application
	i	$\tau \triangleright \gamma$	Casting
		τγ	Coercion application
φ	::=	$\sigma \sim \tau$	Propositions (coercion kinds)
Ψ		0	-
е, и	::=		Expressions
		x	Variables
		$\lambda x : \tau.e$	Abstraction
		$e_1 e_2$	Application
		$\Lambda a:\kappa.e$	Type/kind abstraction
		еτ	Type/kind application
		$\lambda c: \phi. e$	Coercion abstraction
	Í	ey	Coercion application
	İ	$e \triangleright \gamma$	Casting
	i	K	Data constructors
	i	case <i>e</i> of $\overline{p \to u}$	Case decomposition
	i	let $\overline{x:\sigma=e}$ in u	Recursion let-expression
	i	8	Primitive operation
	i	$\pi_i^k e$	Constructor field projection
Р	::=		Patterns
		$K \Delta \overline{x : \tau}$	Constructor pattern
		_	Default pattern
Δ	::=		Telescopes
		Ø	Empty
	i	$\Delta, a:\kappa$	Type variable binding
	i	$\Delta, c: \phi$	Coercions variable binding
			-

FIGURE 4.5 – System FC grammar

γ, η	::=		Coercions
		С	Variables
	Í	$C \overline{\rho}$	Axiom application
	Í	$\langle \tau \rangle$	Reflexivity
	Í	$sym \gamma$	Symmetry
	Í	$\gamma_1 \overset{\circ}{}_{9} \gamma_2$	Transitivity
	İ	$\forall_{\eta}(a_1, a_2, c).\gamma$	Type/kind abstraction congruence
	İ	$\forall_{(\eta_1,\eta_2)}(c_1,c_2).\gamma$	Coercion abstraction congruence
	Í	$\gamma_1 \gamma_2$	Type/kind application congruence
	Í	$\gamma(\gamma_2,\gamma_2')$	Coercion application congruence
	İ	$\gamma \triangleright \gamma'$	Coherence
	Í	<i>γ@γ</i> ′	Type/kind instantiation
	Í	$\gamma @(\gamma_1, \gamma_2)$	Coercion instantiation
	Í	$\mathbf{nth}^i \gamma$	$n^{\rm th}$ argument projection
	İ	kind γ	Kind equality extraction
ρ	::=	$\tau \mid \gamma$	Type or coercion

	FIGURE 4.6 -	System	FC coercion	grammar
--	--------------	--------	-------------	---------

 $\begin{array}{ll} w \ \overline{\sigma} & \equiv w \ \sigma_1 \dots \sigma_n & e \ \overline{u} & \equiv e \ u_1 \dots u_n \\ \tau \rightarrow \sigma & \equiv (\rightarrow) \ \tau \ \sigma & \lambda \overline{x : \sigma. e} & \equiv \lambda x_1 : \sigma_1 \dots \lambda x_n : \sigma_n. e \\ \overline{\tau} \rightarrow \sigma & \equiv \tau_1 \rightarrow \dots \rightarrow \tau_n \rightarrow \sigma & \overline{x : \sigma = e} & \equiv \{x_1 : \sigma_1 = e_1, \dots, x_n : \sigma_n = e_n\} \\ \forall \overline{a : \kappa. \sigma} \equiv \forall a_1 : \kappa_1 \dots \forall a_n : \kappa_n. \sigma & \overline{p \rightarrow u} & \equiv \{p_1 \rightarrow u_1, \dots, p_n \rightarrow u_n\} \end{array}$



As stated earlier, System FC supports type level functions, through the use of coercion axioms. Copying the example from Weirich et al. [69], the following type family declaration in Haskell:

type family F a :: *
type instance F Bool = Int

declares a type function called *F*, which has a single argument. And it subsequently declares that, when this type argument is *Bool*, then the result of the type function is *Int*. This in turn gives rise to the following *axiom* in System FC:

$$axF$$
 : $F Bool \sim Int$

which states that the axiom axF is a witness to the equality between the type function F applied to *Bool*, and the data type *Int*. So, given a Haskell function that has the type:

 $f :: a \to F a \to Char$

the Haskell expression, *f* True 3, is desugared to the System FC expression:

f Bool True (3 \triangleright sym axF)

Where the literal 3, which has type *Int*, is coerced to type, *F Bool*, using, **sym** *axF*, as the witness. The *symmetry* coercion constructor, **sym**, creates, as its name suggests, a witness for the equality symmetric to the equality witnessed by its argument:

 $\frac{\Gamma \vdash_{co} axF : F Bool \sim Int}{\Gamma \vdash_{co} sym axF : Int \sim F Bool}$

Having a consistent set of axioms is paramount for soundness of the type system, as we do not want to be able to build coercions that witness *bogus* equalities such as *Bool* ~ *Int*. We refer the reader to [62] for further discussion on consistency of the axiom set.

GADTs

GADT are also encoded with coercions, where pattern matching on constructors binds coercion variables, which facilitate *type assumptions* in the context of the matched pattern. For example, the following Haskell code:

```
a data DT a where

MkI :: Int \rightarrow DT Int

MkB :: Bool \rightarrow DT Bool

f :: a \rightarrow DT a \rightarrow a

f :: (MkI j) = i + j

f a (MkB b) = a && b
```

gives rise to the following System FC code:

 $MkI: \forall a:^{*}. \forall c:a \sim Int \rightarrow Int \rightarrow DTa$ $MkB: \forall a:^{*}. \forall c:a \sim Bool \rightarrow Bool \rightarrow DTa$ $f = \Lambda a:^{*}.\lambda x:a.\lambda ds: DTa. case ds of$ $MkI (cv:a \sim Int) \quad (j: Int) \rightarrow ((x \triangleright cv) + j) \triangleright sym cv$ $MkB (cv:a \sim Bool) \quad (b: Bool) \rightarrow ((x \triangleright cv) \& \& b) \triangleright sym cv$

where the data type constructors, *MkI* and *MkB*, both have three arguments: a type variable (corresponding to the type parameter of the type constructor *T*), a

coercion variable, and an argument for the field. This coercion argument will carry a witness that the type variable *a* is actually equal to either *Int* or *Bool*.

When we pattern match on the constructor *MkI*, we can safely assume that the argument *x*, of type *a*, is actually of type *Int*. We thus coerce *x* to be of type *Int* using a cast, so that it can be safely applied to $(+: Int \rightarrow Int \rightarrow Int)$, together with the field *j*. The result is subsequently coerced to type *a* by, **sym** $cv : Int \sim a$.

In general, and this is checked by a well-formedness judgement on the context (appendix C), type constructors *T*, are of kind:

 $T:\forall \overline{a:\kappa}.\star.$

The *parameters* of the type can only be type and kind variables, but not coercion variables. Data constructors *K*, in general, are of type:

 $K:\forall \overline{a:\kappa}. \forall \Delta. \overline{\sigma} \to T \ \overline{a}.$

Where the list of type arguments, $\overline{a:\kappa}$, matches and saturates the parameters \overline{a} of the type constructor *T*. Next follows a telescope, of the form $\forall \Delta.\tau$, which is a list of nested quantified types (see figure 4.5 for the grammar of telescopes). Every variable bound in the telescope scopes over the remainder of the telescope, and the quantified type, in the above case $\overline{\sigma} \rightarrow T \overline{a}$. The telescope corresponds to the *existential* arguments of a data constructor, and contains both type and coercion arguments. For example, the Haskell datatype declaration:

¹ data Vec :: Nat \rightarrow * \rightarrow * where ² Nil :: Vec 0 a ³ Cons :: $a \rightarrow$ Vec $n a \rightarrow$ Vec (n+1) a

gives rise to the System FC constructors:

```
1 \quad Nil : \forall n: Nat. \forall a:^*. \forall c: n \sim 0 \rightarrow Vec \ n \ a
```

 $\ _{2} \ Cons: \ \forall \ n:Nat. \forall \ a:^{*}. \ \forall \ n1:Nat. \forall \ c:n \sim n1+1.a \rightarrow Vec \ n1 \ a \rightarrow Vec \ n \ a$

where, for the *Cons* constructor, n:Nat and a:* correspond to the parameters of the type constructor, and $\forall n1:Nat. \forall c:n \sim n1+1$ is the telescope, the existential arguments of the constructor.

Extensions

We extend the presentation of System FC in Weirich et al [69] by: default patterns, recursive let-expressions, primitives, and projections. Case-decompositions in System FC are only well-formed when their alternatives are exhaustive in the possible constructors of the subject. By including the default pattern, being exhaustive no

$\Gamma \vdash_{\mathrm{tm}} e : \tau$ Expression typing

$$T_{_CASE} = \frac{\Gamma \vdash_{tm} e : T \overline{\tau'} \quad \overline{\Gamma} \vdash_{alt} p_i \rightarrow u_i : T \overline{\tau'} \rightarrow \tau}{\Gamma \vdash_{tm} case \ e \ of \ \overline{p \rightarrow u} : \tau}$$

$$T_{_LeTREC} = \frac{\overline{\Gamma, \overline{x} : \overline{\sigma} \vdash_{bind} x_i : \sigma_i \leftarrow e_i} \quad \Gamma, \overline{x : \overline{\sigma} \vdash_{tm} u : \tau}}{\Gamma \vdash_{tm} let \ \overline{x} : \overline{\sigma} = e \ in \ u : \tau}$$

$$T_{_PRIM} = \frac{\vdash_{wf} \Gamma \quad \otimes : \tau \in \Gamma}{\Gamma \vdash_{tm} \otimes : \tau}$$

$$T_{_PROJ} = \frac{\Gamma \vdash_{tm} e : T \overline{\tau'} \quad \Gamma \vdash_{alt} K_k \Delta \overline{x} : \overline{\tau'} \rightarrow x_i : T \overline{\tau'} \rightarrow \tau}{\Gamma \vdash_{tm} \pi_i^k e : \tau}$$

$$\overline{\Gamma} \vdash_{alt} p \rightarrow e : \sigma \rightarrow \tau}$$
Alternative typing
$$T_{_ALTDEF} = \frac{\Gamma \vdash_{tm} e : \tau \quad \Gamma \vdash_{ty} \tau : \star \quad \Gamma \vdash_{ty} \sigma : \star}{\Gamma \vdash_{alt} \ldots \rightarrow e : \sigma \rightarrow \tau}$$

$$\frac{\Gamma \vdash_{ty} \tau : \star}{\Gamma \vdash_{alt} \ldots \rightarrow e : \sigma \rightarrow \tau}$$

$$\frac{\Gamma \vdash_{ty} \tau : \star}{\Gamma \vdash_{alt} \ldots \rightarrow e : \tau}$$

$$T_{_ALTCON} = \frac{\Gamma \vdash_{tm} \tau}{\Gamma \vdash_{alt} K \Delta' \overline{x} : \sigma' \rightarrow u : \tau \tau}$$

$$\overline{\Gamma} \vdash_{bind} x : \sigma \leftarrow e$$
Binding typing

$$T_{BIND} \frac{\Gamma \vdash_{tm} e : \sigma}{\Gamma \vdash_{bind} x : \sigma \leftarrow e}$$

FIGURE 4.8 - Extended typing rules for System FC

longer entails enumerating all the constructor patterns. The default pattern is only chosen when none of the constructor patterns can be matched.

Let-expressions introduce local recursion, and, in the context of this thesis, are mainly used to model feedback loops. We note that the let-binders are also allowed to form a non-recursive binding group.

There are certain operations that are primitive to the system, such as addition of integers. Primitives are well-formed when they are monomorphic, and only have data types (*T* in the grammar given by figure 4.5) as arguments and result.

4.2.1 – System FC

The projection construct, $\pi_i^k e$, projects (or extracts) the *i*'th field of the *k*'th constructor of a data type *T*, from the expression *e*. This construct is not introduced by the desugaring process from Haskell to System FC. It is created by the normalisation process where it is (type-)safe to do. When the data type has only one constructor we omit the *k* annotation, and just write π_i .

We present the typing rules for these extensions in figure 4.8 and the operational semantics for the extensions in figures 4.9, 4.10, and 4.11. For an overview of all the typing rules and operational semantics we refer the reader to appendix C. Most of the typing rules are straightforward.

In the typing rule for primitives, T_PRIM, we perform a well-formedness check to ensure that the primitive is monomorphic and only has data types (*T*) as arguments and result. Type checking for alternatives has now moved to two separate judgements, of the form $\Gamma \vdash_{alt} p \rightarrow e : \sigma \rightarrow \tau$, one for the default pattern (T_ALTDEF) and one for constructor patterns (T_ALTCON). We refer the reader to [69] for the workings of the typing judgement for constructor patterns. The type rule for projection, T_PROJ, uses the typing judgement for constructor pattern alternatives, where the matched constructor is the k^{th} constructor of the data type, and the expression is a variable reference to the i^{th} field of the constructor.

The T_LETREC rule is the typing-rule for recursive let-expressions. In the premise it says that every binding i, $x_i : \sigma_i = e_i$, is checked in the context of the environment, Γ , and all let-bound variables, $\overline{x : \sigma}$, are checked using the bind typing rule \vdash_{bind} . The typing rule for bindings says that, if the expression e has the type σ , then e bound to the variable x with type σ is a valid binding.

On to the operational semantics. To support recursion of let-expressions, we use an extra context Σ_{let} that keeps track of the bindings in the recursive group. This extra context does not influence the proof of the type preservation theorem (theorem C.4.1) for the existing typing rules and operational semantics as presented in [69]. The rule S_LETREC, takes a step on the body of the let-expressions, with the bindings in scope of the extra context Σ_{let} , and the result is the let-expression with the one-step reduced body.

The progress theorem roughly states that if an expression is not a *value*, always one of the step-reduction rules applies so that an evaluator for expressions can make *progress*. Values, and their types, *value types*, are defined by the grammar:

Compared to [69], we have extended our values with unsaturated primitives, $\otimes \overline{\nu}$. And, as we can see by the $\overline{\nu}$, the arguments of a primitive are reduced to values, meaning that primitives are strict in all of their arguments. We also update the canonical forms lemma, lemma 4.2.1.

 $\Sigma_{\text{let}} ::= \emptyset \mid \Sigma_{\text{let}}, x \mapsto e$ $S_{\text{CASEDEF}} \underbrace{\underline{-} \rightarrow u_i \in \overline{p \rightarrow u}}_{\Sigma_{\text{let}}; \text{ case } K_i \ \overline{\tau} \ \overline{\rho} \ \overline{e} \ \text{of } \overline{p \rightarrow u} \ \longrightarrow u_i} \qquad S_{\text{Var}} \underbrace{\Sigma_{\text{let}}(x) = e}_{\Sigma_{\text{let}}; \ x \ \longrightarrow e}$ S_LETREC $\frac{\sum_{\text{let}}, \overline{x \mapsto e}; \ u \longrightarrow u'}{\sum_{\text{let}}; \text{let } \overline{x : \sigma = e} \text{ in } u \longrightarrow \text{let } \overline{x : \sigma = e} \text{ in } u'}$ S_LetApp- Σ_{let} ; (let $\overline{x : \sigma = e}$ in u) $e' \longrightarrow \text{let } \overline{x : \sigma = e}$ in (u e')S_LetTApp- Σ_{let} ; (let $\overline{x : \sigma = e}$ in u) $\tau \longrightarrow \text{let } \overline{x : \sigma = e}$ in $(u \tau)$ S_LetCApp- Σ_{let} ; (let $\overline{x:\sigma=e}$ in u) $\gamma \longrightarrow \text{let} \overline{x:\sigma=e}$ in $(u \gamma)$ S LETCAST- $\Sigma_{\text{let}}; (\text{let } \overline{x : \sigma = e} \text{ in } u) \triangleright \gamma \longrightarrow \text{let } \overline{x : \sigma = e} \text{ in } (u \triangleright \gamma)$ S_LetFlat Σ_{let} ; let $\overline{x:\sigma=e}$ in $(\text{let } \overline{x':\sigma'=e'}$ in $u) \longrightarrow$ let $\overline{x:\sigma=e}, \overline{x':\sigma'=e'}$ in uS LETCASE- Σ_{let} ; case (let $\overline{x:\sigma=e}$ in u) of $\overline{p \to u'} \longrightarrow$ let $\overline{x:\sigma} = e$ in (case *u* of $\overline{p \to u'}$)

FIGURE 4.9 - Operational semantics of System FC, default patterns and let-expression

Lemma: 4.2.1 (Canonical forms). Say $\Sigma \vdash_{tm} v : \sigma$, where Σ is a closed context and v is a value. Then σ is a value type. Furthermore,


- 1. If $\sigma = \sigma_1 \rightarrow \sigma_2$ then v is $\lambda x : \sigma_1 . e \text{ or } K \ \overline{\tau} \ \overline{\rho} \ \overline{e} \text{ or } \otimes \overline{v}$.
- 2. If $\sigma = \forall a : \kappa . \sigma'$ then v is $\Lambda x : \kappa . e$ or $K \overline{\tau} \overline{\rho} \overline{e}$.
- 3. If $\sigma = \forall c : \phi . \sigma'$ then v is $\lambda c : \tau_1 \sim \tau_2 . e$ or $K \overline{\tau} \overline{\rho} \overline{e}$.
- 4. If $\sigma = T \overline{\tau}$ then v is $K \overline{\tau} \overline{\rho} \overline{e}$ or $\otimes \overline{v}$.

 $\Sigma_{\text{let}}; e \longrightarrow e'$ Step reduction

Because we can construct co-inductive data types using our recursive let-expressions, it might be the case that the body of a let-expression does not reduce to a closed *value*, even though the expression is closed. The following example:

1 IntStream : * 2 SCons : Int \rightarrow IntStream \rightarrow IntStream 3 let f = SCons 15 r = f r6 in r 4.2.1 – System FC

$$\begin{split} \boxed{\Sigma_{\text{let}}; e \longrightarrow e'} & \text{Step reduction} \\ \overline{\Sigma_{\text{let}} ::= \emptyset \mid \Sigma_{\text{st}}, x \mapsto e} \\ & \overset{\text{S_PRIMLet}}{\underline{\Sigma_{\text{let}}; \otimes (\text{let } \overline{x : \sigma = e} \text{ in } u) \longrightarrow \text{let } \overline{x : \sigma = e} \text{ in } (\otimes u)} \\ & \text{S_PRIMCAST} \underbrace{\frac{\Gamma \vdash_{\text{co}} \gamma : T \sim T}{\Sigma_{\text{let}}; \otimes \overline{v} (v' \rhd \gamma) \longrightarrow \otimes \overline{v} v'}}_{\underline{\Sigma_{\text{let}}; \otimes \overline{v} \longrightarrow \otimes \overline{e'}}} \\ & \overset{\text{S_PRIMCAST}}{\underline{\Sigma_{\text{let}}; \otimes \overline{v} (v' \rhd \gamma) \longrightarrow \otimes \overline{v} v'}} \underbrace{\frac{\Sigma_{\text{let}}; \overline{e} \longrightarrow \overline{e'}}{\Sigma_{\text{st}}; \otimes \overline{e} \longrightarrow \otimes \overline{e'}}}_{\underline{S_{\text{st}}; \otimes \overline{v} \longrightarrow v'}} \end{split}$$



will reduce to:

¹ IStream : * ² SCons : Int → IStream → IStream ³ let f = SCons 1⁵ r = f r⁶ in Cons 1 r

where the body of the let-expression is indeed a value, a fully applied constructor, but it is not closed. We therefore rephrase the progress theorem as theorem 4.2.1.

Theorem: 4.2.1 (Progress). Assume a closed¹, consistent, context Γ . If $\Gamma \vdash_{\text{tm}} e_1 : \tau$ and e_1 is not a value v, a coerced value $v \triangleright \gamma$, or a let-abstracted version of either, then there exists an e_2 such that $\Sigma_{\text{let}}; e_1 \longrightarrow e_2$.

As for the details behind the step reduction rules themselves, we want to note that most are quite straightforward. The rules for let-expressions are such that when the body of a let-expressions is a value, the application with either a term, type, or coercion can be moved inwards for further reduction. In case the let-expression is the subject of a cast, then the cast can be moved inwards by S_LETCAST. The S_LETFLAT rule merges a nested let-expression into a single let-expression. Finally, when the let-expression is the subject of a case-decomposition, then the let-bindings are moved outwards by S_LETCASE.

The step reduction rules for primitives are such that the arguments of a primitive application become a value. Also, as we can see in the rule S_PRIM, primitives are strict in all their arguments. Finally, the S_PRIMDELTA performs a δ -reduction step on a, primitive applied to all values, to compute a new value. For example, +# 3 4 \longrightarrow_{δ} 7.

¹A context is closed if it does not contain any expression variable bindings.

 $\Sigma_{\rm st}; e \longrightarrow e'$ Step reduction

 $\Sigma_{st} ::= \emptyset | \Sigma_{st}, x \mapsto e$

$$S_PROJ \frac{\sum_{\text{let}}; e \longrightarrow e'}{\sum_{\text{let}}; \pi_i^k e \longrightarrow \pi_i^k e'}$$

$$K : \forall \overline{a : \kappa} . \forall \Delta. \overline{\sigma} \rightarrow (T \overline{a}) \in \Sigma$$

$$\Psi = \text{extend}(\text{context}(\gamma); \overline{\rho}; \Delta)$$


$$\overline{\tau'} = \Psi_2(\overline{a})$$

$$\overline{\rho'} = \Psi_2(\text{dom }\Delta)$$
for each $e_i \in \overline{e}$

$$e'_i = e_i \triangleright \Psi(\sigma_i)$$

$$S_PROJ \text{KPUSH} \underbrace{\sum_{\text{st}}; \pi_i^k (K \ \overline{\tau} \ \overline{\rho} \ \overline{e} \triangleright \gamma) \longrightarrow \pi_i^k (K \ \overline{\tau'} \ \overline{\rho'} \ \overline{e'})}_{\sum_{\text{let}}; \pi_i^k (\text{let } \overline{x : \sigma = e} \ \text{in } u) \longrightarrow \text{let } \overline{x : \sigma = e} \ \text{in } (\pi_i^k u)}$$

$$S_{PROJMATCH} \frac{K_k \Delta_k \overline{x : \sigma} \to x_i}{\Sigma_{let}; \pi_i^k (K_k \overline{\tau} \overline{\rho} \overline{e}) \longrightarrow e_i[\overline{\rho}/\Delta_k]}$$



Finally, the step reduction rules for projections match those of normal case-decomposition. Projections are only introduced by the normalisation process where the subject of the projection is guaranteed to reduce to the correct constructor. The most *involved* rule of the step-reduction rules for projections is S_PROJKPUSH, which is nearly a one-to-one copy of the S_KPUSH rule. The purpose of the S_PRO-JKPUSH rule is to *push* the cast through the data constructor application, so that the S_PROJMATCH rule can subsequently be applied. We will explain the S_PROJKPUSH rule using the example in listing 4.1.

At the top of listing 4.1 we see the Haskell definitions for the type family F and datatype DT. The declaration of f is not really Haskell, as the projection construct does not exist in Haskell, it is there mainly for demonstrative purposes. In the middle of listing 4.1 we see the equivalent System FC axioms, and the expression f before the S_PROJKPUSH rule. At the bottom of listing 4.1 we see the expression f after the S_PROJKPUSH rule. The S_PROJKPUSH is as complex as it is, because it must apply many rewrites, and create new coercions, in order to be type preserving. The coercion around the Mk data constructor witnesses the equality:

$$\langle DT \rangle$$
 (sym axFChar) : DT Int ~ DT (F Char)

So in order to push this coercion down, we must cast the data constructor field,

4.2.1 – System FC

Haskell

1 type family F Int = Bool type family F Char = Int data DT a where $Mk :: F a \rightarrow DT a$ f :: F (F Char)7 s $f = \pi_1((MkDT True :: DT Int) :: DT (F Char))$ System FC, Before S_PROJPUSH $_{1}$ axFInt : F Int ~ Bool 2 axFChar : F Char ~ Int $: \forall a.F a \rightarrow DT a$ Mk 3 5 $f = \pi_1((Mk Int (True \triangleright sym axFInt)) \triangleright ((DT) (sym axFChar)))$ System FC, After S_PROJPUSH $f = \pi_1(Mk (F Char) ((True \triangleright sym axFInt) \triangleright (\langle F \rangle nth^1(\langle DT \rangle (sym axFChar)))))$

LISTING 4.1 – S_PROJKPUSH Example

which before S_PROJKPUSH has type:

$$\frac{\Gamma \vdash_{\text{tm}} True : Bool \quad \Gamma \vdash_{\text{co}} \text{sym } axFInt : Bool \sim F Int}{\Gamma \vdash_{\text{tm}} True \triangleright \text{sym } axFInt : F Int}$$

to be of type, F (F Char), after the application of S_PROJKPUSH. To do this, we create the coercion:

$$\frac{\Gamma \vdash_{co} \langle F \rangle : F \sim F \quad \Gamma \vdash_{co} \mathbf{nth}^{1}(\langle DT \rangle (\mathbf{sym} \ axFChar)) : Int \sim F (Char)}{\Gamma \vdash_{co} \langle F \rangle \mathbf{nth}^{1}(\langle DT \rangle (\mathbf{sym} \ axFChar)) : F Int \sim F (F Char)}$$

The operation that performs all transformations is called the *lifting* operation, $\Psi(\cdot)$. The lifting operation uses the *lifting context* Ψ to know which rewrites it should perform and how new coercions should be created. Elaboration of the lifting context, the lifting operation, and the functions: extend, and context, that are needed to build the lifting context, fall outside the scope of this thesis. We refer the reader to section 5 of [69] for a complete explanation of these concepts.

A complete overview of the typing rules and operational semantics can be found in appendix C, accompanied with the proofs for type preservation and progress. We now move on to discussing the remainder of the compiler pipeline.

Repr	Representable types					
$ au_r$::=	$T_r \overline{\tau_r}$	Representable data types			
		$(F \overline{\tau})_r$	Representable type function result			
Repr	esent	table expressions				
t	::=	$\lambda \overline{(x:\tau_r)}$.let $\overline{y:\tau_r=r^+}$ in y_j	Top-level function			
r	::=	x	Local variable reference			
		$f \overline{x}$	Saturated top-level function			
		$K \overline{\tau_r} \oslash \overline{x}$	Saturated data constructor			
		$\otimes \overline{x}$	Saturated primitive			
		case <i>x</i> of $\overline{p \to y}$	Case decomposition			
		$\pi_i^k x$	Projection			
Patte	erns					
р	::=	_	Default case			
		_ K Ø _	Matches data constructor			

FIGURE 4.12 - System FC in Normal Form

4.2.2 NORMAL FORM

As pointed out in chapter 3, we view Haskell descriptions, *operationally*, as a structural composition of (sub-)circuits. Partly as a bi-implication² to this structural view, the $C\lambda$ aSH compiler uses a member of the \mathcal{T} family of synthesis schemes, which we will call $\mathcal{T}_{C\lambda}$. An important aspect of \mathcal{T} is that the arguments and results of functions become the input and output ports of components. These ports are annotated with a bit-width so that it is known how many wires are needed to make connections between ports. Because System FC is a polymorphic, higher-order language, the arguments and results of functions can contain polymorphic or function-typed values. It is generally impossible or impractical to represent such values by a fixed number of bits. In order to run $\mathcal{T}_{C\lambda}$, all values that cannot be represented by a fixed bit-width, will have to be eliminated from the functional description.

The second stage of C λ aSH's compilation chain, *normalisation*, transforms a System FC description into a normal form which is trivially convertible to a netlist. One of the most important aspects of this normal from is that it is completely monomorphic, and first-order. The grammar of the normal form is shown in figure 4.12, where all top-level functions are of the from described by the non-terminal *t*.

When looking at top-level functions accepted by the non-terminal *t* we can see how deriving a netlist from our normal-form is trivial:

 $^{^2}A$ structural view implies using a variant on ${\cal T}$ (sans the syntax-directed aspect) for synthesis, using ${\cal T}$ as a synthesis scheme implies having a structural view.

- » The initial term-abstractions define the input ports of the component.
- » The variable reference in the body of the (recursive) let-expression is the output port of the component.
- » The let-binders, of which there should be at least one, describe the composition of the subcomponents, where:
 - A variable reference refers to either, one of the input ports of the component, or the output of one of the other sub-expressions.
 - A saturated top-level function leads to the instantiation of the corresponding component, where the input ports are mapped to the wires corresponding to the local variables, and the output port is mapped to the let-bound variable.
 - The other constructs, constructor application, primitive application, case-decomposition, and projection, will have hard-coded translations to netlist primitives.


The normal form comes with additional side-conditions, some syntactic, some semantic. As indicated by the overline with a + superscript, the top-level let-expression should contain at least one let-binding. The variable reference in the body of the let-expressions refers to one of the let-bound variables. The expressions are also completely in administrative normal form (*ANF*), which for case-decompositions means that both the subject, and the expressions in the alternatives, are references to either lamba- or let-bound variables. At the moment, data types with *existential* arguments are not considered representable. There are hence no data constructors with existential arguments in our normal form, nor patterns which bind existential variables. This is indicated in the grammar with the \emptyset mark. The alternatives of case-decompositions do explicitly *not* refer to pattern-bound variables. This aspect of the normal form is highlighted by marking pattern variables as *wild*, using _, in the grammar for patterns. *Wild* means that a binder is not referenced in an expression.

Also note that all bound variables must have *representable* type τ_t , which is either a representable data type $T \overline{\tau}$, or a type function which, transitively, has a representable data type $T \overline{\tau}$ as a result. By representable we mean that it should be trivial to encode the values of the type with a fixed number of bits, and for those reasons excludes: polymorphic types, function types, and most recursive data types.

4.2.3 FROM NORMALISED SYSTEM FC TO A NETLIST

Figure 4.13 depicts the final phase of our $\mathcal{T}_{C\lambda}$ synthesis scheme, the conversion from System FC in its normal form to a netlist. As we did for $\mathcal{T}_{\mathcal{L}}$, we use graphical, schematic, representations for the transformations from System FC to a netlist. There are two transformations: $[\![\,]\!]_t$ and $[\![\,]\!]_r$, each referring to one of the non-terminals for expressions in our grammar of the System FC normal form (figure 4.12).

a) The transformation for top-level functions, $[\![]\!]_t$, creates a new component, that:



Legend:			
	=	Combine wire bundles	
◀	=	Split wire bundles	
K	=	Bit-width of the constructor <i>K</i>	
$ \tau $	=	Bit-width for values of type τ	

FIGURE 4.13 - From System FC in normal form to a netlist

- » Has an input port for every lambda-bound variable.
- » Instantiates all let-bound expressions side-by-side, using the $[]_r$ transformation for every expressions, and connects their results to *anchor points* corresponding to the let-bound variable. Variable references can now be synthesized to either connections to these anchor points, or to connections to the input ports.
- » Has an output port which is connected to one of the anchor points corresponding to the variable reference y_j .
- b) As already hinted to earlier, variable references are transformed to connections to either anchor points or input ports by the [[x]]_r transformation.
- c) Saturated function applications are turned into component instantiations by [[f x̄]]_r, where the component definition is the result of the [[]]_t transformation applied to the expression referenced by *f*.
- d) Saturated constructors are transformed by $[K \overline{\tau_r} \otimes \overline{x}]_r$ into:
 - » A bundle of wires, of width |K|, encoding the constructor K. For sum types, |K| is equal to $\lceil \log_2(N) \rceil$, where N is the number of constructors of the sum-type. For product types, the width of the bundle would be zero, and the constructor would hence not be encoded.
 - » Every argument, in the form of a variable references, is transformed into a wire connecting to either an anchor point or input port.
 - » Given that a let-binding, $y: \tau'_r = K \overline{\tau_r} \otimes \overline{x}$, has type $\tau'_r, |\tau'_r|$ denotes the number of bits required to encode values of type τ' . So when the wires for the constructor and for the individual fields are finally bundled together, extra wires (connected to logic 0) are added for padding to form a bundle of width $|\tau'_r|$.
- e) Primitives have their custom transformation logic.
- f) The $[case x \text{ of } \overline{p \rightarrow y}]_r$ transformation turns case-decompositions into multiplexers. In general, the variable references \overline{y} become the inputs in syntactic order of the alternatives, which are subsequently connected to the referenced anchor points or input ports. The variable reference in the subject becomes the select line of the multiplexer, and is also connected to the referenced anchor point or input port. When the case-decomposition is *complete*³ in the constructor patterns, the alternatives are reordered to match the constructor declarations of the data type. That is, given the data type definition:

data $T = A \mid B$

And the following case-decomposition in normal form:

1	case	х	of
2	Β-	\rightarrow	y1
3	A -	\rightarrow	y2

³Given that a data type has N constructors, a case-decomposition is considered complete when N-1 constructors are matched and the Nth alternative is the default alternative.

The alternatives are first rearranged to:

 $\begin{array}{ccc} & & \text{case } x \text{ of} \\ & & A \rightarrow y^2 \\ & & B \rightarrow y^1 \end{array}$

When the case-decomposition is not exhaustive in constructor patterns, the alternatives are left in their original order, and the subject is encoded to match the order of the alternatives. That is, given the data type definition:

```
1 \quad \text{data} \ T = A \mid B \mid C \mid D \mid E
```

And the following case-decomposition in normal form:

The case-decomposition will be first transformed to:

 $\begin{array}{ccc} & & \text{case encode } x \text{ of} \\ & & 0 \rightarrow y1 \\ & & 1 \rightarrow y2 \\ & & & - \rightarrow y3 \end{array}$

Where encode has the behaviour specified by the following truth table4:

<i>x</i> ₂	x_1	x_0	01	00
0	0	0	1	-
0	0	1	0	1
0	1	0	1	-
0	1	1	0	0
1	0	0	1	-
1	0	1	-	-
1	1	0	-	-
1	1	1	-	-

For which the corresponding logic can be derived using standard synthesis techniques [10], which in the above case would lead to: $o_1 = \neg x_0$ and $o_0 = \neg x_1$.

g) Projection is translated, using [[\u03c6 n_i^k x]]_r, to splitting off the wires representing the *i*th field of the *k*th constructor from the bundle of wires connected to the anchor point or input port referenced by *x*. The other wires are left floating. For example, given that the variable *x* is of type:


⁴The '-' denotes a *don't care* value.

data T

= K1 (Signed 8) Bool Bool

K2 Bool (Signed 8)

The projection, $\pi_2^2 x$, is transformed to:



Synthesis example

1

Listing 4.2 demonstrates a small example where we see:

- » A Haskell program.
- » The corresponding System FC expression.
- » The System FC expression in its normalized form.

Then at the top of listing 4.3 we see the very mechanical translation of the normalised System FC expression to a netlist, where right below that we see the same netlist with a more pleasing and more understandable layout.


The Haskell code starts with the data type declaration for *Bool*, where *False* is the first constructor, and *True* is the second. In the normalised System FC code we see that the first pattern in the case-decomposition is the *True* pattern. Then in the netlist diagram we see, in accordance to the rules of the $[[case x \text{ of } \overline{p} \rightarrow y]]_r$ transformation, that alternatives are switched with to respect the order of constructors in the data type declaration.

In the beginning of this section we discussed System FC, elaborated on the operational semantics of the extensions. We will now move on to the presentation of the normalisation phase of the $C\lambda$ aSH compiler, and leave the discussion why the derived netlist faithfully corresponds to the operational semantics to section 4.4. a data Bool = False | True $f :: Bool \rightarrow (Int 8, Int 8) \rightarrow Int 8$ f x (a,b) = if x then y + 2 else y * 2where g y = a * b


System FC

Normalized System FC


 $f = \lambda(x:Bool) \cdot \lambda(ds:(Int8, Int8)).$ let a : Int 8 = $\pi_1 ds$ 2 b : Int 8 = $\pi_2 ds$ 3 y: Int 8 = a * b4 t : Int 8 = 25 p: Int 8 = y + t6 q : Int 8 = y * t7 z : Int 8 = case x of 8 True $\rightarrow p$ 9 False $\rightarrow q$ 10 in z 11







Derived netlist (flattened)



LISTING 4.3 - Synthesis example: from normalized System FC to a netlist

4.3 NORMALISATION

The normalisation phase of the C λ aSH compiler converts System FC expressions as they are produced by the front-end to expressions in the normal form described in section 4.2.2. The normalisation phase operates in two passes:

- » The first pass eliminates, in a meaning preserving manner, all bound variables which cannot trivially be given a fixed bit-encoding.
- » The second pass further simplifies the expression to facilitate the trivial translation to a netlist as described in section 4.2.3.

Given the closed global environment Γ , the set of normalized bindings Γ_n , and a binding (x, e), we apply the two passes of the normalization phase on e, to create the normalized expression e_n and the new environment Γ' . We add the binding (x, e_n) to the set of normalized bindings Γ_n to create Γ'_n . We then calculate the free variable in e_n , which are references to global binders in the environment Γ' . We then continue normalisation for each of the referenced global binders that are not in Γ'_n . We get the complete closed environment of normalized binders by taking the fixed point of the above process, starting with the closed set of global binders created by the front-end, an empty set of normalized binders, and the binding corresponding to the entry point of the program, *main*.


Definition 4.1 (Closed environment). A closed environment is a set of binders where the difference between, the set of free variables of the bound expressions, and the binders in the environment, is the empty set.

Definition 4.2 (Normalized environment). A normalized environment is a closed environment where all bound expressions are in the normal form given by the grammar in figure 4.12.

Both passes of the normalisation phase are implemented as a term rewrite system (TRS), although perhaps not a TRS in its most traditional sense, as we will see below. The rewrite rules in this chapter are presented using the format depicted in figure 4.14.

In all of these rewrite rules, the expression above the horizontal bar is the expression that has to be matched before performing the rewrite rule, and the expression below the horizontal bar is the result after applying the rewrite rule. Some rewrite

NAME OF THE REWRITE RULE		
Matched Expression	(Additional Preconditions)	
Resulting Expresson	〈Additional Definitions〉 〈Updated Environment〉	



α-equivalence and capture-avoiding substitution

Two expressions are α -equivalent when their only difference is the renaming of bound variables. So the expression, $\lambda x. y x$, is α -equivalent to, $\lambda z. y z$.

A capture-avoiding substitution e[u/x], is a substitution of the variable x by the expression u, in the expression e, in such a way that free variables in udo not get bound by binders in e. If a substitution does not avoid capture of free variables, then e.g., $(\lambda x.y)[x/y]$ turns the constant function $\lambda x.y$ into the identify function $\lambda x.x$. A capture-avoiding substitution could for example rename the bound variables in e that occur free in u. A capture-avoiding substitution would thus turn, $(\lambda x.y)[x/y]$, into, $\lambda z.y$, which is an α -equivalent constant function.

rules have additional preconditions, and the rewrite is only applied when these preconditions hold. Other rewrite rules have additional definitions which they use in the resulting expressions. All rewrite rules always have access to the global environment, Γ , which holds all top-level binders. There are some rewrite rules that create new top-level binders, and therefore update the global environment.

The rewrite rules have access to the following functions:

Calculates the free variables; works for types and terms.
A capture-avoiding substitution of a variable reference <i>x</i> , by the
expression, type, or coercion u , in the expression e .
The expression belonging to a global binder f in the
environment Γ .
Determine if the type τ is a non-representable type.
Determine the type of the expression <i>e</i>

Before the TRS starts, all variables are made unique, and all variable references are updated accordingly. Any new variables introduced by the rewrite rules will be unique by construction. Having hygienic expressions prevents accidental freevariable capture, and makes it easier to define meaning-preserving rewrite rules.

Definition 4.3 (Global function). *Given a environment* Γ *, a global function is a variable reference to one of the binders in* Γ *.*

Definition 4.4 (Function hierarchy). *Given a closed environment* Γ , *a directed graph G with variables as nodes, and a binding* (x,e). *Let* ys *be the free variables in* e, and ch = $[(x,y) | y \leftarrow ys]$ *be new edges in the graph. Let* ys' *be the subset of* ys *that are* not *nodes in G*, and es the bindings in Γ *corresponding to* ys'. *Let G' be the graph G*, *extended with nodes* ys', edges ch. *Let* G^+ *be the graph G' extended by the nodes and edges by applying the same process on* Γ , *G', and bindings* es. *The* function hierarchy

is the graph G^* created by taking the fixed point of the above process starting with an empty graph and the binding corresponding to the entry point of the program, main.

Aside from needing the obvious property that the normalisation phase should preserve the meaning of expressions, there are two additional properties that we wish our normalisation phase to respect as much as possible:

- » It should keep the original function hierarchy intact where possible, because the netlist hierarchy will follow the function hierarchy under $\mathcal{T}_{C\lambda}$. Leaving the function hierarchy intact will make it easier to relate the non-functional properties of the netlist, such as area and propagation delay, back to the original function. If desired, it is always possible to flatten parts of the hierarchy later on, going in the other direction is non-trivial.
- » Sharing should be preserved where possible. As seen in listing 4.2, synthesized circuits can also share the result of a computation by connecting the output port of one component to input ports of multiple other components. Any loss in sharing, will most likely lead to a duplication of component instantiations, and under $T_{C\lambda}$ ultimately lead to a larger circuit.

4.3.1 Eliminating non-representable values

 $\mathcal{T}_{C\lambda}$ can only synthesize functional descriptions if function arguments, let-bindings, and pattern-bound variables can be given a fixed bit-encoding. There are straightforward encodings for certain primitive data types, and certain algebraic data types, as we have seen in chapter 3. Data types with a fixed bit-encoding are called *representable*. Deriving a fixed bit-encoding for the following types is either not desired, or not possible:

- » Function types.
- » (Higher-rank) polymorphic types.
- » Data types with existential arguments, and consequently, all GADTs.
- » Recursively defined data types.
- » Data types that are composed of types that are not representable.

This section shows that the TRS responsible for the first pass of the normalisation pass, the removal of non-representable values. It eliminates such values completely, given that the input adheres to the following restrictions:

- » The main function is monomorphic.
- » The arguments and the result of the main function are representable.
- » The arguments and the result of primitives are representable.

The TRS uses a combination of inlining and specialisation, where specialisation takes on two forms:

- » Specialisation of a function on one of its arguments.
- » Elimination of a case-decomposition based on a known constructor.

Simply inlining all functions with non-representable arguments and results, and inlining all non-representable let-bindings, is either undesired or not possible. Inlining destroys the original function hierarchy, which we are trying to preserve, and might also lead to loss in sharing.

Defunctionalisation

Reynolds-style defunctionalisation [57] is a well-known method for generating an equivalent first-order program from a higher-order program. Reynolds' method creates data types for arguments with a function-type. Instead of applying a higher-order function to a value with a function-type, it is applied to a constructor for the newly introduced data type. Application of the functional argument is replaced by the application of a mini-interpreter. Given the following higher-order program:

```
1 uncurry f(a,b) = f a b
```

² main x = (uncurry (+) x) + (uncurry () x)

Reynolds' method creates the following behaviourally equivalent first-order program:

a data Function = Plus | Sub apply Plus a b = (+) a bapply Sub a b = () a buncurry f (a,b) = apply f a bmain x = (uncurry Plus x) + (uncurry Min x)

Reynolds' method works on all programs, removes all functional arguments, and preserves sharing. Although commonly defined and studied in the setting of the simply typed lambda calculus, there are also variants [6, 56] of Reynolds' methods that are correct within a polymorphic type system. The disadvantage of Reynolds' method is the introduction of the mini-interpreter (which takes on the form of the *apply* function in the example).

The *apply* function will be transformed into netlist that contains an adder and subtracter whose results will be multiplexed to the output. In the above example, the *apply* function will be instantiated twice, naively leading to a circuit with three adders, two subtracters, and two multiplexers. Of course, we can specialize the two calls to *uncurry*, and subsequently *apply*, on their first argument to get a circuit that has only two adders, one subtracter, and no multiplexers. We will therefore not use (a variant of) Reynolds' method in the C λ aSH compiler, but instead opt to specialise functions on their function-typed arguments immediately.

4.3.1 – Eliminating non-representable values

Many of the rewrite rules used by the TRS described in this chapter can also be found in optimizing compilers for functional languages, such as GHC [54]. The rewrite rules presented by Peyton Jones and Santos [54] do, however, not guarantee a first-order normal form, which the TRS presented in this chapter does (given certain restrictions on the input program).

Mitchell and Runciman [46] present a defunctionalisation method based on a TRS, which, like the TRS presented in this chapter, also uses specialisation and inlining. The presented TRS can thus be seen as an extension to the work of Mitchell and Runciman:

- » It provides transformations that additionally perform monomorphisation, which includes the specialisation of: higher-rank polymorphic arguments and existential datatypes.
- » It can deal with recursive let-expressions.
- » It works on a typed language, and uses this type information to determine when transformations should be applied.

Rewrite rules

Many of the rewrite rules in this section are straightforward encodings of the operational semantics for System FC. Proving them correct, type- and semantics-preserving, is therefore in most cases trivial. We defer the correctness proofs of the transformations to appendix D.

The first three rewrite rules, TBETA, LETTAPP, and CASETAPP, propagate type information downwards into an expression. By either removing type-variables, propagating type-information to a location for specialisation, or propagating type information to a primitive or constructor, these rewrite rules aid in the elimination of polymorphism.

ТВета	$(\Lambda a:\kappa.e)$ $ au$	
	$e[\tau/a]$	

LetTApp	$(\operatorname{let} \overline{x:\sigma=e} \operatorname{in} u) \tau$	
	$\mathbf{let}\ \overline{x:\sigma=e}\ \mathbf{in}\ (u\ \tau)$	

CaseTApp	(case e of $\overline{p \to u}$) σ	
	case <i>e</i> of $\overline{p \to (u \sigma)}$	

Now follow the coercion propagation rules, CBETA, CLETAPP, CCASEAPP, PUSH, TPUSH, CPUSH and KPUSH. Again, almost all of these transformations are direct implementations of the System FC operational semantics:

СВета	$\frac{(\lambda c:\phi.e) \gamma}{e[\gamma/c]}$	
LetCApp	$\frac{(\operatorname{let} \overline{x : \sigma = e} \operatorname{in} u) \gamma}{(\operatorname{let} \overline{x : \sigma = e} \operatorname{in} (u \gamma))}$	

CASECAPP

```
(case e of \overline{p \to u}) \gamma
case e of \overline{p \to (u \gamma)}
```

Push

 $\frac{(e \triangleright \gamma) u}{(e (u \triangleright sym(nth^{1}\gamma))) \triangleright nth^{2}\gamma}$

 $\frac{\text{TPUSH}}{(e \ (\tau \ \triangleright \ \gamma')) \ \triangleright \ \gamma @(\langle \tau \rangle \ \triangleright \ \gamma')} \quad \text{Definitions: } \gamma' = \mathbf{sym}(\mathbf{nth}^1 \gamma)$

 $\frac{\text{CPUSH}}{(e \ \gamma_3) \triangleright \gamma_1 @(\gamma_3, \gamma_2)} \quad \text{Definitions: } \gamma_3 = \mathbf{nth}^1 \gamma_1 \, {}^{\circ}_{\circ} \gamma_2 \, {}^{\circ}_{\circ} \, \mathbf{sym}(\mathbf{nth}^2 \gamma_1)$

KPUSH Definitions: $K: \forall \overline{a:\kappa}. \forall \Delta. \overline{\sigma} \to T\overline{a}$ $\Psi = \text{extend}(\text{context}(\gamma); \overline{\rho}; \Delta)$ $\overline{\tau'} = \Psi_2(\overline{a})$ $\overline{\rho'} = \Psi_2(dom \Delta)$ $\overline{e'_i} = e_i \triangleright \Psi(\sigma_i)^i$ $\underline{\text{case}(K \,\overline{\tau} \,\overline{\rho} \,\overline{e}) \triangleright \gamma \text{ of } \overline{p \to u}}$ $\underline{\text{case} K \,\overline{\tau'} \,\overline{\rho'} \,\overline{e'} \text{ of } \overline{p \to u}}$

The next three rewrite rules, LAMAPP, LETAPP, and CASEAPP, propagate values, including non-representable ones, downwards into the expression. LAMAPP is preferred over β -reduction to preserve sharing. CASEAPP creates a let-binding, instead of propagating the applied expression towards all alternatives, to preserve sharing.

LамАрр	$\frac{(\lambda x:\sigma.e) u}{\operatorname{let} \{x:\sigma=u\} \operatorname{in} e}$	

LetApp	$(\mathbf{let}\ \overline{x:\sigma=e}\ \mathbf{in}\ u)\ e'$
	let $\overline{x:\sigma=e}$ in $(u e')$

CaseApp	(case <i>e</i> of $\overline{p \to u}$) <i>e'</i>	
	let { $x : \sigma = e'$ } in (case e of $\overline{p \to (u x)}$)	

The next two rewrite rules, LETCAST and CASECAST, propagate casts downward:

LetCast

 $\frac{(\operatorname{let} \overline{x : \sigma = e} \operatorname{in} u) \triangleright \gamma}{\operatorname{let} \overline{x : \sigma = e} \operatorname{in} (u \triangleright \gamma)}$

CaseCast	(case e of $\overline{p \to u}$) $\triangleright \gamma$	
	case e of $\overline{p \to (u \rhd \gamma)}$	

The next rewrite rules, BINDNONREP and LIFTNONREP, remove both existing letbinders, and let-binders introduced by LAMAPP and CASEAPP, in case they bind non-representable values.

BINDNONREP removes a let-binder, $x_i : \sigma_i = e_i$ (with a non-representable type σ_i), and substitutes references to x_i by the expression e_i . An extra precondition is that the binding may not be self-referencing, as removing the let-binder in such a case would lead to a new free variable. Although substitution leads to loss in sharing in the traditional sense, lifting the let-binder to the global environment, as will be done by LIFTNONREP, would not result in the preservation of sharing in the case $T_{C\lambda}$. The reason is that applications of the lifted function would result into multiple instantiations of the component, where the circuitry within the individual

components cannot be shared. Actually, some of the sharing lost due to the substitution performed by BINDNONREP might actually be recovered by a local common sub-expression elimination (*CSE*) pass.

LIFTNONREP removes a let-binder, $x_i : \sigma_i = e_i$ (with a non-representable type σ_i), and substitutes references to x_i in the rest of the let-expression with an (application of a) variable reference to a *new*, *global*, binder: f. This transformation is, however, only applied when the binder is self-referencing, and cannot be removed by BINDNONREP. The new global binder, f, binds the original expression e_i which is abstracted over the free local (type) variables of e_i ; all references to x_i are substituted with an (application of a) variable reference to f. Again, as explained earlier, lifting the binder to the global environment will not preserve sharing, and it is one of the reasons why LIFTNONREP is only applied when it is not possible to apply BINDNOREP (the other reason is explained in section 4.3.3).

BindNonRep

The LIFTNONREP rewrite rule uses the \cup_{α} operator to indicate that the global environment is only updated with the new binder, f, if an α -equivalent expression is not already present. In case an α -equivalent expression is present in the environment, the transformed expression will refer to that existing global binder instead.

The previous rewrite rules either propagated non-representable values downwards into the expression, or lifted those values out of the expression. The next two sets of rewrite rules remove non-representable values by specialisation. The TYPESPEC, COSPEC, NONREPSPEC, and CASTSPEC, provide function argument specialisation. LETCASE, CASECASE, INLINENONREP, and CASECON, together achieve specialisation by eliminating case-decompositions of known constructors (of non-representable data types).

The TYPESPEC rewrite rule matches on a type application, $f \tau$, of a variable reference to a global binder, f. A precondition for this specialisation is that τ cannot have any free type or coercion variables. The application is replaced by a reference to the *new* global binder f'. The new binder f' is defined in terms of the body of f specialized on the type τ . COSPEC behave like TYPESPEC, but for applications of coercions to global variable references, f y. NonRepSpec behaves similarly to TYPESPEC for the application of a global variable on a non-representable arguments, f u. The difference is that the expression of the new binder, f', is abstracted over the free variables of the specialised argument; the transformed expression also takes these free variables into account. CASTSPEC is not a specialisation transformation in the traditional sense of propagating an argument expression to the function definition. Instead, it pushes the cast surrounding a reference to a global binder, f, towards the body of f and creating a new binder f' for this specialized version. The expression then references this new specialised binder f'. CASTSPEC is mostly present to enable firing of the other two specialisation transformations, TYPESPEC

TYPESPEC, COSPEC, NONREPSPEC, and CASTSPEC, all use the \cup_{α} operator to indicate that the global environment is only updated with a new binder if an α equivalent specialization is not already present. In case an α -equivalent specialisation is present in the environment, the transformed expression will refer to that existing global binder instead.

and NONREPSPEC.

Preconditions: $fv(\sigma) = \emptyset$ TYPESPEC $(f \overline{e}) \sigma$ $f' \overline{e}$ $\overline{\tau'}$ = TYPEOF(\overline{e}) Definitions: New Environment: $\Gamma \cup_{\alpha} \{ f' : \overline{\tau'} \to \tau = \lambda \overline{x : \tau} . (\Gamma @ f \overline{x}) \sigma \}$

	CoSpec	$(f \overline{e}) \gamma$	Preconditions:	$fv(\gamma) = \emptyset$
		$f' \overline{e}$	Definitions:	$\overline{\tau'} = \mathrm{TYPEOF}(\overline{e})$
New Environment: $\Gamma \cup_{\alpha} \{ f' : \overline{\tau'} \to \tau = \lambda \overline{x : \tau'}. (\Gamma @f \overline{x}) \gamma \}$				

NonRepSpec	$(f \overline{e}) u$	Preconditions:	NONREP $(\sigma) \wedge \overline{a} = \emptyset$
	$f' \overline{e} \overline{y}$	Definitions:	$(\overline{a}, \overline{y:\sigma'}) = \operatorname{fv}(u)$
			$\overline{\tau'} = \mathrm{TYPEOF}(\overline{e})$
			$\sigma = \mathrm{TYPEOF}(u)$
New Envi	ronment: $\Gamma \cup_{\alpha} \{ \}$	$f':\overline{\tau'}\to\overline{\sigma'}\to\tau=\lambda\overline{x}:$	$\overline{\tau'}.\lambda \overline{y:\sigma'}.(\Gamma@f \overline{x}) u\}$

CastSpec	$(f \overline{e}) \triangleright \gamma$	Preconditions:	$fv(\gamma) = \emptyset$
	$f' \overline{e}$	Definitions:	$\overline{\tau'} = \text{TYPEOF}(\overline{e})$
	New Environment: $\Gamma \cup_{\alpha} \{ f' \}$	$: \overline{\tau'} \to \tau = \lambda \overline{x : \tau'}.(1)$	$\Gamma@f\overline{x}) \vartriangleright \gamma\}$

The LETCASE is required in specialising expressions that have a non-representable datatype. Taking the let-binders out of the case-decomposition does not affect the sharing behaviour so can be applied blindly. There is no free variable capture in the alternatives because all variables are made unique before running the TRS.

The CASECASE rewrite rule is only applied if the subject of a case-decomposition has a non-representable datatype. CASECASE is not applied blindly because the alternatives in a case-decomposition are evaluated in parallel in the eventual circuit. So the CASECASE rewrite rule generates a larger number of alternatives than present in the matched expression. A larger number of alternatives results in a larger circuit. Even though CASECASE makes the circuit larger, the intention of CASECASE is to eventually expose the constructor of the non-representable datatype to CASECON. CASECON eliminates the case-decomposition, and subsequently amortizes the increase in circuit size induced by CASECASE.

INLINENONREP is only applied if the subject of a case expression is of a non-representable datatype, as inlining breaks down the component hierarchy. All bound variables in the inlined expression are regenerated, and variable references updated accordingly. This preserves the assumptions made by the other rewrite rules that all variables are unique.

The CASECON rule comes in three variants:

- » A case-decomposition with a constructor application as the subject, and a matching constructor pattern.
- » A case-decomposition with a constructor application as the subject, with *no* matching constructor pattern.
- » A case-decomposition with one alternative, where the expression in the alternative does not reference any of the variables in the pattern.


CASECON only creates a let-binding if the constructor in the subject exactly matches the constructor of an alternative. When the default pattern is matched, the casedecomposition is simply replaced by the expression belonging to the default alternative. The same happens when there is only one alternative and the expression in the alternative does not reference any pattern variables. Case-decompositions in System FC are exhaustive, either by enumerating all the constructors, or by including the default pattern. This means that when a constructor applications is the subject of a case-decomposition, CASECON will always remove that case-decomposition. LetCase

case (let $\overline{x:\sigma=e}$ in u) of $\overline{p \to u'}$

let $\overline{x:\sigma=e}$ in $(case \ u \text{ of } \overline{p \to u'})$

CaseCase	Preconditions: NONREP(TYPEOF(<i>u</i> ₁))
	case (case <i>e</i> of { $p_1 \rightarrow u_1$;; $p_n \rightarrow u_n$ }) of $\overline{p' \rightarrow u'}$
case	$e ext{ of } p_1 \to \operatorname{case} u_1 ext{ of } \overline{p' \to u'}; \dots; p_n \to \operatorname{case} u_n ext{ of } \overline{p' \to u'} \}$

InlineNonRep	Preconditions: NONREP(TYPEOF($f \ \overline{e}$))
	case $f \ \overline{e} \ of \ \overline{p \to u}$
	case $(\Gamma@f \ \overline{e})$ of $\overline{p \to u}$



4.3.2 Completeness of non-representable value removal

We start with the following three definitions:

Definition 4.5 (Representable function type). A representable function type, is a function type where the left hand side (LHS) of the arrow (\rightarrow) is a representable type, and the right hand side (RHS) of the arrow is either: a representable type, or a representable function type.

Definition 4.6 (Representable binding). *A binding* (x,e) *is a representable binding, when:*

- » All variables bound in e have a representable type.
- » All arguments in an application in e have a representable type.
- *» The expressions e has a representable type, or a representable function type (definition 4.5).*

Definition 4.7 (Representable environment). *A representable environment is a closed environment where every binding is a representable binding.*

The first set of rewrite rules (TBETA - LIFTNONREP) propagate or remove nonrepresentable values for those syntactical elements on which the specialisation rewrite rules do not match. The second set of rewrite rules (TYPESPEC - CASECON) remove the non-representable values through specialisation. The two sets of rewrite rules ensure that the resulting environment of the normalisation phase is a *representable* environment (definition 4.7), given the restrictions in Section 4.3.1.

The restrictions on primitives are needed because those cannot be specialized on their argument, nor can their definitions be inlined. The restriction that the result type of *main* cannot be a non-representable data type, ensures that any expression calculating a non-representable data type always becomes the subject of a case-decomposition, which will be removed by the TRS.

This section will prove the following two theorems, which together ensure that, when the normalisation finishes, the resulting environment is a *representable* environment.

Theorem: 4.3.1 (Representable bindings). When the main function, and all used primitives have representable (function) types then, given a binding (x,e), (x,e) is either a representable binding, or one of the rewrite rules applies to e.

Theorem: 4.3.2 (Representable environment). *Given a closed environment* Γ , *an environment of representable bindings* Γ_r , *and a binding* (x,e). *Let* (\vec{e},Γ') *be the resulting tuple of exhaustively applying all the rewrite rules to* \vec{e} *and* $\Gamma_r = \Gamma_r \cup \{(x, e')\}$. *Then* (x, \vec{e}) *is a representable binding; and* Γ_r' *is a representable environment or normalisation continues with* Γ' , Γ'_r , *and the binders corresponding to the free variables in* Γ'_r .

Notation

In order to give structure to the proofs of the above theorems we introduce a notation to represent all possible expressions. We will model *expressions* (not types or coercions) in System FC as a *set* of syntax trees. We do this, so that after every lemma, or in intermediate parts of a proof, we can show how that the set of all possible expressions *after* applying the rewrite rules exhaustively become smaller. We will ultimately end up with a set of possible expressions where our will theorems hold, thus having finished our proof.

We start with the definitions of a few basic sets. There is the set \mathcal{V} which represents all *local* variables, those *not* bound in the environment, and the set \mathcal{F} which represents all *global* variables, those bound in the environment. Next we have \mathcal{P} , the set of primitives, \mathcal{K} , the set of data constructors, \mathcal{T} , the set of types, and \mathcal{C} , the set of coercions. For the purpose behind our notation, to give structure to the proofs, it is not necessary to specify how these sets are generated.

Next we define our set generators, which can generate certain sets of expressions. Notice that most are parametrized in the sets from which they can draw elements.

```
lam x
                      = \{ \lambda y : \tau . e \mid y \in \mathcal{V}, \tau \in \mathcal{T}, e \in x \}
app x y = \{e u \mid e \in x, u \in y\}
tyLam x = \{ \Lambda a : \kappa.e \mid a \in \mathcal{V}, \kappa \in \mathcal{T}, e \in x \}
tyApp x = \{e \tau \mid e \in x, \tau \in \mathcal{T}\}
coLam x = \{\lambda c : \phi.e \mid c \in \mathcal{V}, \phi \in \mathcal{C}, e \in x\}
coApp \ x = \{e \ y \mid e \in x, y \in \mathcal{C}\}
                     = \mathcal{P}
prim
                      =\mathcal{K}
con
                     = \mathcal{V}
var
                     = \mathcal{F}
fun
                      = \{ \mathbf{let} \ \overline{v : \tau = e} \ \mathbf{in} \ u \ | \ \overline{v} \subseteq \mathcal{V}, \ \overline{\tau} \subseteq \mathcal{T}, \ \overline{e} \subseteq x, \ u \in y \} 
let x y
case x y = \{ case \ e \ of \ \overline{p \to u^+} \mid e \in x, \ \overline{p} \subseteq \{ \_ \} \cup pat, \ \overline{u} \subseteq \overline{y} \} \}
                      = \{ K \Delta \overline{x : \sigma} \mid K \in \mathcal{K}, \Delta \subseteq tele, \overline{x} \subseteq \mathcal{V}, \overline{\tau} \subseteq \mathcal{T} \}
pat
                      = \{a: \kappa \mid a \in \mathcal{V}, \ \kappa \in \mathcal{T}\} \cup \{c: \phi \mid c \in \mathcal{V}, \ \phi \in \mathcal{C}\}
tele
                     = \{ e \vartriangleright \gamma \mid e \in x, \ \gamma \in \mathcal{C} \}
cast x
```

We define three derived set generators which we use to model nested application:

$$app^* x y = \{e \overline{u} \mid e \in (x - app x y), \overline{u} \subseteq y\}$$
$$tyApp^* x = \{e \overline{\tau} \mid e \in (x - tyApp x y), \overline{tau} \subseteq \mathcal{T}\}$$
$$coApp^* x = \{e \overline{y} \mid e \in (x - coApp x y), \overline{tau} \subseteq \mathcal{C}\}$$

where the LHS of the nested application is not itself that specific kind of application. So $app^* x y$, generates all nested *term* applications from expressions drawn from the sets x and y, but not the expressions in x that are themselves *term* applications; but it will, for example, generate a nested *term* application of a *type* application.

Note that we have not included a set generator for projections. The reason is that projections are only introduced by the second pass of the normalisation phase. Projections do not occur in the expressions generated by the front-end, nor do our rewrite rules for non-representable value elimination introduce projections.

The set of expressions we can possibly create is the fixed point of the equation: $S_0 = lam S_0 \cup app^* S_0 S_0 \cup tyLam S_0 \cup tyApp^* S_0 \cup coLam S_0 \cup coApp^* S_0 \cup prim \cup con \cup var \cup fun \cup let S_0 S_0 \cup case S_0 S_0 \cup cast S_0$

For every lemma *n* and its corresponding proof, we will define a new set of expression, S_n , that are possible under the restrictions of the lemma. Every subsequent set of possible expressions is a *proper subset* of the previous set, that is, $S_n \supset S_{n+1}$.

Proof of the theorems

For our proofs of theorem 4.3.1 and theorem 4.3.2, we will first need to define several lemmas.

Lemma: 4.3.1 (Correctly typed). *Expressions are correctly typed. Therefore:*

- 1. The subject of a case-decomposition is not an abstraction.
- 2. Term-abstractions are never the subject of a type- or coercion-application.
- 3. Type-abstractions are never the subject of a term- or coercion-application.
- 4. Coercion-abstractions are never the subject of a term- or type-application.
- 5. Constructors are first applied to their type and coercion arguments, before they are applied to their term arguments.
- 6. By the well-formedness check (appendix C), primitives are monomorphic.

Proof. The original expression is correctly typed and all of our transformations preserve correct typing.

We define our new set of possible expressions under the restrictions set by the lemma as:

 $S_{1} = lam S_{1} \cup app^{*} (S_{1} - tyLam S_{1} - coLam S_{1}) S_{1} \cup tyLam S_{1} \cup tyApp^{*} A_{1} \cup coLam S_{1} \cup coApp^{*} B_{1} \cup prim \cup con \cup var \cup fun \cup let S_{1} S_{1} \cup case (S_{1} - lam S_{1} - tyLam S_{1} - coLam S_{1}) S_{1} \cup cast S_{1}$

 $\mathcal{A}_{1} = app^{*} (S_{1} - prim - con - tyLam S_{1} - coLam S_{1}) S_{1} \cup tyLam S_{1} \cup coApp^{*} \mathcal{B}_{1} \cup con \cup var \cup fun \cup let S_{1} S_{1} \cup case (S_{1} - lam S_{1} - tyLam S_{1} - coLam S_{1}) S_{1} \cup cast S_{1}$

 $\mathcal{B}_{1} = app^{*} (S_{1} - prim - con - tyLam S_{1} - coLam S_{1}) S_{1} \cup tyApp^{*} \mathcal{A}_{1} \cup coLam S_{1} \cup con \cup var \cup fun \cup let S_{1} S_{1} \cup case (S_{1} - lam S_{1} - tyLam S_{1} - coLam S_{1}) S_{1} \cup cast S_{1}$

For readability, we have defined two new subsets, A_1 and B_1 , to represent the possible expressions that can form the LHS of a type application (A_1) or the LHS of a coercion application (B_1).

Lemma: 4.3.2 (Only constructor, variable, function, and primitive applications). *There are only type- and coercion-applications of constructors and of (applications of) local variables. There are only term-applications of: global functions, primitives, constructors, local variables, and of the earlier mentioned type- and coercion-applications.*

Proof. By enumerating all the other possible locations for type-, coercion-, and term-applications in S_1 , and showing that they are removed by one of the transformations.

- » An application of a term-abstractions is removed by LAMAPP.
- » An application of a let-expressions is removed by the LetApp.
- » An application of a case-decomposition is removed by CASEAPP.
- » An application of a cast is removed by PUSH
- » Types applied to type-abstractions are propagated by TBETA.
- » Types applied to global functions are propagated by TYPESPEC.
- » Types applied to let-expressions are propagated by LETTAPP.
- » Types applied to case-decompositions are propagated by CASETAPP.
- » Types applied to casts are removed by TPUSH.
- » Coercions applied to coercion-abstractions are propagated by CBETA.
- » Coercions applied to global functions are propagated by CoSPEC.
- » Coercions applied to let-expressions are propagated by LETCAPP.
- » Coercions applied to case-decompositions are propagated by CASECAPP.
- » Coercions applied to casts are removed by CPUSH.

Thus, our new set of possible expressions possible under the lemma, is defined by:

 $S_{2} = lam S_{2} \cup app^{*} (prim \cup con \cup var \cup fun \cup tyApp^{*} A_{2} \cup coApp^{*} B_{2}) S_{2} \cup tyLam S_{2} \cup tyApp^{*} A_{2} \cup coLam S_{2} \cup coApp^{*} B_{2} \cup prim \cup con \cup var \cup fun \cup let S_{2} S_{2} \cup case (S_{2} - lam S_{2} - tyLam S_{2} - coLam S_{2}) S_{2} \cup cast S_{2}$

$$\mathcal{A}_2 = app^* \ var \ \mathcal{S}_2 \ \cup \ coApp^* \ \mathcal{B}_2 \ \cup \ con \ \cup \ var$$

 $\mathcal{B}_2 = app^* var S_2 \cup tyApp^* \mathcal{A}_2 \cup con \cup var$

Note that we still define subsets for the LHSs of type and coercion applications. \Box

Definition 4.8 (Representable set). We define \mathcal{R}_n as the set of expressions drawn from \mathcal{S}_n whose type is representable.

Lemma: 4.3.3 (Representable arguments). *The arguments of an application of a primitive or of a global function are representable.*

Proof. The precondition states that all arguments to primitives must have a representable type. Non-representable arguments applied to global functions are propagated by NONREPSPEC.

Our new set of possible expressions is:

 $S_{3} = lam S_{3} \cup app^{*} (con \cup var \cup tyApp^{*} A_{2} \cup coApp^{*} B_{2}) S_{3} \cup app^{*} (prim \cup fun) R_{3} \cup tyLam S_{3} \cup tyApp^{*} A_{2} \cup coLam S_{3} \cup coApp^{*} B_{2} \cup prim \cup con \cup var \cup fun \cup let S_{3} S_{3} \cup case (S_{3} - lam S_{3} - tyLam S_{3} - coLam S_{3}) S_{3} \cup cast S_{3}$

$$\mathcal{A}_3 = app^* var S_3 \cup coApp^* \mathcal{B}_3 \cup con \cup var$$

$$\mathcal{B}_3 = app^* var S_3 \cup tyApp^* A_3 \cup con \cup var$$

Lemma: 4.3.4 (Representable let-bindings). All let-bindings are representable.

Proof. Let-bindings with a type that is not representable are either inlined by BIND-NONREP, or turned into a global function by LIFTNONREP.

Our new set of expressions still possible under the lemma is:

 $S_{4} = lam S_{4} \cup app^{*} (con \cup var \cup tyApp^{*} A_{2} \cup coApp^{*} B_{2}) S_{4} \cup app^{*} (prim \cup fun) \mathcal{R}_{4} \cup tyLam S_{4} \cup tyApp^{*} A_{2} \cup coLam S_{4} \cup coApp^{*} B_{2} \cup prim \cup con \cup var \cup fun \cup let \mathcal{R}_{4} S_{4} \cup case (S_{4} - lam S_{4} - tyLam S_{4} - coLam S_{4}) S_{4} \cup cast S_{4}$

 $\mathcal{A}_4 = app^* \ var \ \mathcal{S}_4 \cup coApp^* \ \mathcal{B}_4 \cup con \cup var$

 $\mathcal{B}_4 = app^* var \mathcal{S}_4 \cup tyApp^* \mathcal{A}_4 \cup con \cup var$

The next two lemmas, lemma 4.3.5 and lemma 4.3.6, form a bi-implication. The first lemma, lemma 4.3.5, shows that after all transformations have been applied exhaustively, all remaining pattern-bound variables are representable. The second lemma, lemma 4.3.6, shows that after all transformations have been applied exhaustively, all remaining lambda-bound variables are representable. As these lemmas form a bi-implication we will define our new set of possible expressions in corollary 4.3.1 which follows the two lemmas.

Lemma: 4.3.5 (Representable pattern-binders). *If there are only representable lambda-binders, then the subjects of case-decompositions are representable.*

Proof. Case-decompositions with an (application of a) constructor are removed by *CaseCon*. We thus show that, when the subject of a case-decomposition has a non-representable type, then the subject *always* becomes a constructor application. We only enumerate then cases still allowed by S_4 :

» (Applications of) global functions are inlined by INLINENONREP

- » Let-expressions will have their let-bindings extracted by CASELET, leaving only the body.
- » Case-decompositions have their alternatives propagated to the alternatives of the encompassing case-decomposition by CASECASE.
- » Regarding casts:
 - Casts of (applications of) global functions are propagated by CAST-SPEC.
 - Casts of (applications of) constructors are propagated by KPUSH.
 - Casts of let-expressions are propagated by LETCAST.
 - Casts of case-decompositions are propagated by CASECAST.
- » Regarding (applications or casts of) local variables:
 - By the precondition, it cannot be a lambda-bound variable, as it would be non-representable.
 - It cannot be a pattern-bound variable, as that would imply that the subject of a case-decomposition has a non-representable type. By the induction hypothesis, those case-decompositions have already been removed by CASECON.

Lemma: 4.3.6 (Representable lambda-bindings). *If there are only case-decompositions with representable subjects, then all lambda-binders are representable.*

Proof. The normalisation process proceeds in a top-down traversal of the function hierarchy, starting with the *main* function. We prove, by induction, that termabstraction with a non-representable binder no longer exist:

- » We are normalising the *main* function:
 - By the precondition on normalisation, *main* has a representable function type.
 - The possible locations for a term-abstraction with a non-representable binder still possible in S_4 are: as an argument of a constructor or a local variable application.
 - However, a constructor with a non-representable argument is itself non-representable. By the precedent of the lemma, that subjects of case-decompositions are representable, so the non-representable constructor application can also only occur as an argument to a constructor or variable application.
 - Because subjects of case-decompositions are representable, there are however no pattern-bound variables that can be the LHS of an application.
 - When a lambda-bound variable is the LHS of an application, then the term-abstraction which introduces the binder can also only exists as an argument to an application.

- Because *main* has a representable function type, the above mentioned application do not exist.
- » We are normalising a function other than *main*:
 - The type of the expression must be a representable (function) type. Otherwise the expression would have been inlined by INLINENONREP, or it would have entailed that the callers in the function hierarchy, and ultimately *main* would have had a non-representable (function) type.
 - The expressions has a representable (function) type; by lemma 4.3.3 the expression is specialised on all non-representable argument. Any term-abstraction that would have contributed to a non-representable function type has thus become the subject of an application. By lemma 4.3.2, those applications are removed, as witnessed by the possible expressions we can draw from S_4 .
 - Following the same reasoning as for the normalisation of *main*, termabstractions with a non-representable type cannot occur anywhere else.

 \square

 \square

Corollary: 4.3.1 (No variable applications). *Applications of local variables are re-moved, and all bound variables are representable.*

Proof. Lemma 4.3.5 proves that, if there are only representable lambda-binders, then the subjects of case-decompositions are representable. Lemma 4.3.6 proves that, if there are only case-decompositions with representable subjects, then all lambda-binders are representable. From lemma 4.3.5 we can derive that all pattern-bound variables are representable.

Lemmas 4.3.4, 4.3.5, and 4.3.6 together show that all bound variables are representable. This entails that there are no local variables with a polymorphic or function type.

Our new set of expressions still possible under the corollary is:

 $S_{5} = lam S_{5} \cup app^{*} (con \cup tyApp^{*} A_{5} \cup coApp^{*} B_{5}) S_{5} \cup app^{*} (prim \cup fun) \mathcal{R}_{5} \cup tyLam S_{5} \cup tyApp^{*} A_{5} \cup coLam S_{5} \cup coApp^{*} \mathcal{B}_{5} \cup prim \cup con \cup var \cup fun \cup let \mathcal{R}_{5} S_{5} \cup case \mathcal{R}_{5} S_{5} \cup cast S_{5}$

 $\mathcal{A}_5 = coApp^* \mathcal{B}_5 \cup con$

 $\mathcal{B}_5 = tyApp^* \mathcal{A}_5 \cup con$

Definition 4.9 (Type- and coercion-applied constructor). *We define a new set generator which we use to model constructors applied to types and coercions:*

 $con^{\Delta} = \{ K \ \overline{\tau} \ \overline{\rho} \mid K \in \mathcal{K}, \ \overline{\tau} \subseteq \mathcal{T}, \ \overline{\rho} \subseteq (\mathcal{T} \cup \mathcal{C}) \}$

We can now remove the explicit type and coercion applications from our possible set of expressions and redefine S_5 as:

 $S_5 = lam S_5 \cup app^* con^{\Delta} S_5 \cup app^* (prim \cup fun) \mathcal{R}_5 \cup tyLam S_5 \cup coLam S_5 \cup prim \cup con^{\Delta} \cup var \cup fun \cup let \mathcal{R}_5 S_5 \cup case \mathcal{R}_5 S_5 \cup cast S_5$

Lemma: 4.3.7 (No type- or coercion-abstractions). *All type-abstractions and all coercion-abstractions are removed.*

Proof. The normalisation process proceeds in a top-down traversal of the function hierarchy, starting with the *main* function. We prove, by induction, that type-ab-stractions and coercion-abstractions no longer exist:

- » We are normalising the *main* function:
 - By the precondition on normalisation, *main* has a representable function type.
 - The only possible location where type- and coercion-abstraction are still possible in S_5 , are as arguments in a constructor application.
 - Those constructor applications would themselves be non-representable, and can also only exists as arguments in a constructor application.
 - Because *main* has representable function type, those applications do not exist.
- » We are normalising a function other than *main*:
 - The type of the expression must be a representable (function) type. Otherwise the expression would have been inlined by INLINENONREP, or it would have entailed that the callers in the function hierarchy, and ultimately *main* would have had a non-representable (function) type.
 - The expressions has a representable (function) type; by lemma 4.3.3 the expression is specialised on all type and coercion arguments. Any type- or coercion-abstraction that would have contributed to a non-representable function type have thus become the subject of a type- or coercion-application. By lemma 4.3.2, those applications are removed, as witnessed by the possible expressions we can draw from S_5 .
 - Following the same reasoning as for the normalisation of *main*, typeabstractions and term-abstractions cannot occur anywhere else.

 $S_6 = lam S_6 \cup app^* con^{\Delta} S_6 \cup app^* (prim \cup fun) \mathcal{R}_6 \cup prim \cup con \cup var \cup fun \cup let \mathcal{R}_6 S_6 \cup case \mathcal{R}_6 S_6 \cup cast S_6$

We now recapitulate our two theorems, theorem 4.3.1 and theorem 4.3.2, and prove them with using our lemmas. Recall definition 4.6:

114

Definition 4.6 (Representable binding). *A binding* (x,e) *is a representable binding, when:*

- » All variables bound in e have a representable type.
- » All arguments in an application in e have a representable type.
- *» The expressions e has a representable type, or a representable function type (definition 4.5).*

Theorem: 4.3.1 (Representable bindings). When the main function, and all used primitives have representable (function) types then, given a binding (x,e), (x,e) is either a representable binding, or one of the rewrite rules applies to e.

Proof. Combining lemmas 4.3.1 - 4.3.7 and corollary 4.3.1 we arrive at a set of possible expression forms, S_6 , when all rewrite rules have been exhaustively applied. In S_6 , all bound variables have a representable type (corollary 4.3.1), and the arguments of a primitive application and global function application are representable. Constructors with non-representable arguments are themselves non-representable. The normalisation process proceeds in a top-down traversal of the function hierarchy, starting with the *main* function. We prove, by induction, that constructors with non-representable arguments no longer exist:

- » We are normalising the *main* function:
 - By the precondition on normalisation, *main* has a representable function type.
 - The only possible location where non-representable constructor are still possible in S_6 , are as arguments in a constructor application.
 - Those constructor applications would themselves be non-representable, and can also only exists as arguments in a constructor application.
 - Because *main* has representable function type, those applications do not exist.
- » We are normalising a function other than *main*:
 - The type of the expression must be a representable (function) type. Otherwise the expression would have been inlined by INLINENONREP, or it would have entailed that the callers in the function hierarchy, and ultimately *main* would have had a non-representable (function) type.
 - Following the same reasoning as for the normalisation of *main*, constructors with non-representable arguments cannot occur anywhere else.

Our final set of possible expressions is hence:

 $S_7 = lam S_7 \cup app^* (con^{\Delta} \cup prim \cup fun) \mathcal{R}_7 \cup prim \cup con \cup var \cup fun \cup let \mathcal{R}_7 S_7 \cup case \mathcal{R}_7 S_7 \cup cast S_7$

Theorem: 4.3.2 (Representable environment). Given a closed environment Γ , an environment of representable bindings Γ_r , and a binding (x,e). Let (e,Γ') be the resulting tuple of exhaustively applying all the rewrite rules to e and Γ , and let $\Gamma'_r = \Gamma_r \cup \{(x, e')\}$. Then (x,e') is a representable binding; and Γ'_r is a representable environment or normalisation continues with Γ' , Γ'_r , and the binders corresponding to the free variables in Γ'_r .

Proof. By theorem 4.3.1 exhaustively applying all the rewrite rules to an expression in the binding (x,e) creates a realisable binding (x,e'). So Γ'_r is also a set of realisable binders. When Γ'_r is closed, Γ'_r is a representable environment. When Γ'_r is not closed, the normalisation process will normalise the binders referenced in Γ'_r but are themselves not in Γ'_r .

Now that we have proven that the normalisation process produces a *representable environment*, under the precondition that *main* and all used primitives have a representable function type, we will now move on to the termination aspects of the non-representable value removal pass.

4.3.3 TERMINATION OF NON-REPRESENTABLE VALUE REMOVAL

There are several (combinations of) rewrite rules that induce non-termination of the unconstrained TRS. The C λ aSH compiler must therefore:

- » Apply the rewrite rules according to a specific strategy.
- » Include termination measures.

When one of the termination measures is triggered, non-representable values remain present in the description. $T_{C\lambda}$ will not be able to transform the description to a netlist when that happens.

It should be noted that these termination measures are only trigged on functions that contain unbounded (mutually) recursive function calls, or have a (mutually) recursive data type as a result; functions which cannot be synthesized by $\mathcal{T}_{C\lambda}$ anyway. It can hence be said that the C λ aSH compiler can produce circuits for all *useful* circuit descriptions.

In the next three subsections we highlight where non-termination might occur, and how it is prevented. We will use Haskell instead of System FC, for purposes of brevity, to present expressions that can induce non-termination in the unconstrained TRS.

Non-termination of INLINENONREP

Although inlining is already restricted to subjects of case decompositions that have a non-representable type, inlining can still cause non-termination. This happens when a recursive function call becomes the subject of a case decomposition: data B a = B a $f = case f of B \rightarrow B (\lambda x \rightarrow x)$

Where the type of f is data type with a field that has a function value, which is a non-representable data type. When we now apply the transformation rules, we get:

```
case f of B_{-} \rightarrow B(\lambda x \rightarrow x)

\Rightarrow InlineNonRep

case (case f of B_{-} \rightarrow B(\lambda x \rightarrow x)) of B_{-} \rightarrow B(\lambda x \rightarrow x)

\Rightarrow CaseCase

case f of B_{-} \rightarrow (case B(\lambda x \rightarrow x) of B_{-} \rightarrow B(\lambda x \rightarrow x))

\Rightarrow CaseCon

case f of B_{-} \rightarrow B(\lambda x \rightarrow x)
```

Obviously this sequence of transformations will never terminate. Beside the fact that the expression is recursive, it also has a non-representable type, meaning it could have never been transformed to an actual circuit.

If we were to use f in an expression where its result is never used internally, such as:

```
main = \lambda x \rightarrow case f of B_- \rightarrow x
```

Then the order in which the transformations are applied will determine if normalisation terminates or not. If CASECON is applied first we will terminate with the expression:

 $main = \lambda x \rightarrow x$

However, if we delayed the application of the CASECON rule, we might end up with the following sequence of transformations:

```
\lambda x \to \operatorname{case} f \text{ of } B_- \to x

\Rightarrow \quad InlineNonRep

\lambda x \to \operatorname{case} (\operatorname{case} f \text{ of } B_- \to B (\lambda x \to x)) \text{ of } B_- \to x

\Rightarrow \quad CaseCase

\lambda x \to \operatorname{case} f \text{ of } B_- \to (\operatorname{case} B (\lambda x \to x) \text{ of } B_- \to x)

\Rightarrow \quad CaseCon

\lambda x \to \operatorname{case} f \text{ of } B_- \to x
```

Resulting in a expression that will loop in the same way as the expression bound to f. To prevent such sequences from occurring we have adapted the strategy of our TRS to apply the CASECON transformation before INLINENONREP.

If f were bound in a let-expression, and the bound variable is not used inside the expression, then the use of f will *disappear* from the function hierarchy through LIFTNONREP or BINDNONREP. In case f is applied to a term abstraction where the abstracted variable is not used, then f will also *disappear* from the function hierarchy through the combination of LAMAPP and, LIFTNONREP or BINDNONREP.

Additionally, although the TRS does not contain β -reduction as one of the rewrite rules, LAMAPP, LIFTNONREP, INLINENONREP, and CASECON together behave like β -reduction. This means that the typed version of $(\lambda x \rightarrow x x)$ $(\lambda x \rightarrow x x)$:

data $T = C (T \rightarrow Int)$ ($\lambda x \rightarrow case \ x \text{ of } Ch \rightarrow hx$) ($C (\lambda x \rightarrow case \ x \text{ of } Ch \rightarrow hx$))

induces non-termination. To prevent this situation from happening, a function f can only be inlined a finite number of times, where the amount of inlinings per function can be set by the user of the C λ aSH compiler.

Non-termination of specialisation

A situation that would cause non-termination of NonRepSpec, is when the nonrepresentable argument that will be propagated has local free variables with a nonrepresentable type.

let
$$x: Int \rightarrow Int = \lambda x: Int \rightarrow x$$
 in $f x$
 $\Rightarrow NonRepSpec$
let $x: Int \rightarrow Int = \lambda x: Int \rightarrow x$ in $f' x$
 $\Rightarrow NonRepSpec$
let $x: Int \rightarrow Int = \lambda x: Int \rightarrow x$ in $f' x$
 $\Rightarrow NonRepSpec$
let $x: Int \rightarrow Int = \lambda x: Int \rightarrow x$ in $f' x$

In this situation, the local free variable (which has a non-representable type) would also be applied to the specialized function. The NONREPSPEC transformation would thus specialize indefinitely as the local free variables, who have a non-representable type, will remain applied to the specialized function. This is one of the reasons why the strategy of our TRS only applies the NONREPSPEC transformation when all the other transformations have already been exhaustively applied. When NON-REPSPEC is applied last, all local free variables with a non-representable type are replaced by either a global variable or a term-abstraction (through BINDNONREP and LIFTNONREP).

Another reason for non-termination as a result of NonRepSpec is when a recursive function f has an argument that accumulates non-representable values.

$$main = f id$$

$$f :: (Int \rightarrow Int) \rightarrow Int \rightarrow Int$$

$$f g x = f ((+1) \cdot g) x$$

Which after the first specialisation becomes:

```
main = f'

f :: (Int \rightarrow Int) \rightarrow Int \rightarrow Int

f g x = f ((+1) \cdot g) x

f' x = f ((+1) \cdot id) x
```

And after another round of specialisation becomes:

$$main = f'$$

$$f :: (Int \rightarrow Int) \rightarrow Int \rightarrow Int$$

$$f g x = f ((+1) \cdot g) x$$

$$f' x = f'' x$$

$$f'' x = f ((+1) \cdot ((+1) \cdot id)) x$$

Which would lead to endless specialisations of f. To ensure termination, a NON-REPSPEC is only applied to a function a finite number of times, where the amount of specialisation per function can be set by the user of the C λ aSH compiler.

In a situation similar to the above, TYPESPEC can induce non-termination when specialising polymorphic recursive functions such as:

```
a data Nested a = a: (: (Nested [a]) | Epsilon

infixr 5: (:

lengthN :: Nested a \rightarrow Int

lengthN Epsilon = 0

lengthN (_: (: xs) = 1 + lengthN xs

main :: Nested Int \rightarrow Int

main = lengthN
```

Where *lengthN*, will first be specialised on *Int*, after that on *[Int]*, after that on *[[Int]]*, and so on. So to ensure termination, not only NoNREPSPEC is equipped with a termination measure that limits the number of specialisations. All specialisation functions, NoNREPSPEC, TYPESPEC, COSPEC, and CASTSPEC, are only applied a finite number of times.

Looping of NonRepSpec and LIFTNONRep

We have already elaborated why applying BINDNONREP is preferable above LIFT-NONREP when possible. Below we show a situation why BINDNONREP must be included to prevent non-termination.

The LIFTNONREP transformation could induce non-termination in the presence of recursion. Again, we want to highlight that unbounded recursion is not synthesisable to a digital circuit under our synthesis scheme $T_{C\lambda}$. The following example will result in non-termination due to interactions between LIFTNONREP and NON-REPSPEC:

 $\begin{array}{l} main = f \ not \\ f \ = \lambda a \ x \ \rightarrow \ (a \ x) \ \&\&(f \ a \ x) \end{array}$

In the first iteration, we create a version of f specialized on *not*: f':

 $\begin{array}{l} main = f' \\ f &= \lambda a \, x \, \rightarrow \, (a \, x) \, \&\&(f \, a \, x) \\ f' &= (\lambda a \, x \, \rightarrow \, a \, x \, \&\&(f \, a \, x)) \ not \end{array}$

When the TRS starts working on f', it will first bind *not* to the variable a in a let-binding through LAMAPP.

 $\begin{array}{l} main = f' \\ f &= \lambda a \; x \; \rightarrow \; (a \; x) \; \&\& \; (f \; a \; x) \\ f' &= \mbox{let} \; a = not \; \mbox{in} \; (\lambda x \; \rightarrow \; a \; x \; \&\& \; (f \; a \; x)) \end{array}$

The *a* binder is turned into a global variable *g* by LIFTNONREP.

 $\begin{aligned} main &= f' \\ f &= \lambda a \, x \to (a \, x) \, \&\&(f \, a \, x) \\ f' &= \lambda x \to g \, x \, \&\&(f \, g \, x) \\ g &= not \end{aligned}$

The recursive call to f will now be specialized on g, to create a new version of f called f''.

$$main = f'$$

$$f = \lambda a x \rightarrow (a x) \&\&(f a x)$$

$$f' = \lambda x \rightarrow g x \&\&(f'' x)$$

$$g = not$$

$$f'' = (\lambda a x \rightarrow (a x) \&\&(f a x)) g$$

This process will continue indefinitely, as LIFTNONREP will create a new global variable, meaning the specializations are not α -equivalent. Specialization would therefore generate an infinite number of specializations of *f*.

This is the reason that LIFTNONREP only works for self-referencing let-binders, and BINDNONREP is used for all the others. When the set of functions has the form:

$$main = f'$$

$$f' = let \ a = not \ in \ (\lambda x \to a \ x \ \&\&(f \ a \ x)))$$

$$f = \lambda a \ x \to (a \ x) \ \&\&(f \ a \ x)$$

Instead of creating a new function g, the function *not* is simply inlined by BIND-NONREP in f'.

 $\begin{aligned} main &= f' \\ f' &= \lambda x \to not \ x \ \&\& \ (f \ not \ x) \\ f &= \lambda a \ x \to (a \ x) \ \&\& \ (f \ a \ x) \end{aligned}$

Specialization will in this case *not* create a new function f'', because the specialisation of f on *not* has been seen before.

$$\begin{array}{l} main = f' \\ f' = \lambda x \rightarrow not \ x \ \&\& (f' \ x) \\ f = \lambda a \ x \rightarrow (a \ x) \ \&\& (f \ a \ x) \end{array}$$

Strategy

We have seen that the unconstrained TRS can induce non-termination, and that in some cases extra termination measures have to be implemented in the $C\lambda$ aSH compiler. Other forms of non-termination could be induced by picking the transformations in the wrong order. We thus apply the transformations in a specific order. We classify our transformations in three groups:

- Argument specialisation: These transformations specialise top-level functions on their argument, which are: TYPESPEC, COSPEC, and NonRepSpec.
- **Inlining:** These transformations inline top-level functions, which is only the INLI-NENONREP transformation.
- **Propagation:** These transformations propagate informations downwards into the expression, and includes all the transformations not mentioned above.

The strategy that we employ is the following:

- 1. Apply the propagation transformations in an inner-most traversal.
- 2. Apply the inlining transformations in a bottom-up traversal, if these succeed, run step 1 again.
- 3. Apply the specialisations transformations in a bottom-up traversal.

Neither the correctness of the individual transformations, nor the guarantee of a normal form, are dependent on this specific ordering of transformations. The argument-specialisation rewrite rules are applied last, so that the fewest number of new functions is introduced, and the original function hierarchy is preserved as much as possible. Because specialisation transformations do not create expressions on which the other rewrite rules match, all rewrite rules have been applied exhaustively after the traversal with specialisation transformations. The CASTSPEC transformation is included in the propagation transformations, and not the specialisation transformations, because it enables firings of INLINENONREP. Putting CASTSPEC in the propagations transformations is hence required in order to guarantee the normal form.

4.3.4 SIMPLIFICATION

The normal form that facilitates a trivial translation to a netlist is repeated in figure 4.15. A top-level expression, t, is single let-expression with a variable reference as a body; it is possibly λ -abstracted over its arguments. The bindings of the letexpression are all in administrative normal form (ANF).

Represen	table types	
τ_r ::=	$T_r \overline{\tau_r}$	Representable data types
	$(F \overline{\tau})_r$	Representable type function result
Represen	table expressions	
<i>t</i> ::=	$\lambda(\overline{x:\tau_r})$.let $\overline{y:\tau_r=r}^+$ in y_j	Top-level function
r ::=	x	Local variable reference
	$f \overline{x}$	Saturated top-level function
	$K \overline{\tau_r} \oslash \overline{x}$	Saturated data constructor
	$\otimes \overline{x}$	Saturated primitive
	case <i>x</i> of $\overline{p \to y}$	Case decomposition
	$\pi_i^k x$	Projection
Patterns		
<i>p</i> ::=	_	Default case
	_ K Ø _	Matches data constructor

FIGURE 4.15 - System FC in Normal Form, repeated

The grammar that we can extract from S_7 of theorem 4.3.1 (from the proof of representable binders) is given in figure 4.16. It shares the type grammar with figure 4.15. The next four subsections describe the transformations that reduce an expression from the grammar in figure 4.16 to the desired normal form, given that the rewrite rules from the previous section have already been exhaustively applied. Each subsection describes a set of transformations, these sets are applied in the order that they are described, and every set has its own strategy.

Eta-expansion

The first step of the simplification process is η -expanding the top level expression in a top-down traversal until the sub-expression no longer has a function type. We subsequently apply an inner-most traversal with the transformations LAMAPP, LETAPP, and CASEAPP.

EtaExpand		
_	е	Preconditions: $\tau = \sigma \rightarrow \tau' \land e \neq \lambda y : \sigma'.e'$
_	$\lambda x : \sigma.e \ x$	Definitions: τ = TYPEOF(e)

As a result, we will only have a top-level term-abstractions. Term-abstraction in the body of let-expression and alternatives of case-decompositions will have disappeared. The resulting grammar after this process is:

Representable expressions $r ::= \lambda \overline{(x : \tau_r)}.e$ Term abstraction x Local variable reference $f \overline{r}$ Saturated top-level function $K \overline{\tau_r} \oslash \overline{r}$ Saturated data constructor $\otimes \overline{r}$ Saturated primitive let $\overline{y:\tau_r=r}$ in rLet expression case *r* of $\overline{p \to r}$ Case decomposition $r \triangleright \gamma$ Cast Patterns *p* ::= _ Default case $| K \oslash \overline{x : \tau}$ Matches data constructor



$::=\lambda\overline{(x:\tau_r)}.r$	Term abstraction
::=x	Local variable reference
$ f \overline{r}$	Saturated top-level function
$K \overline{\tau_r} \oslash \overline{r}$	Saturated data constructor
$\otimes \overline{r}$	Saturated primitive
let $\overline{y:\tau_r=r}$ in r	Let expression
case x of $\overline{p \to r}$	Case decomposition
$r \triangleright \gamma$	Cast

Administrative normal form

We turn all application into administrative normal form (ANF) using the ANF transformation.


ANF $\frac{e \ u}{\operatorname{let} \{x : \sigma = u\} \operatorname{in} e \ x}$ Preconditions: $u \neq x$ Definitions: $\sigma = \operatorname{TYPEOF}(u)$

Case-decompositions are also transformed into ANF. The first rewrite rule, SUBJECTANF, creates a binding for the subject of a case-decomposition if this subject

is not already a local variable reference.

SUBJECTANFcase e of $\overline{p \to u}$ Preconditions: $e \neq x$ let $\{x : \sigma = e\}$ in case x of $\overline{p \to u}$ Definitions: $\sigma = \text{TYPEOF}(e)$

The second rewrite rule, ALTANF, creates bindings for the expressions in the alternatives of a case-decomposition. As it was the case for SUBJANF, the expression u_k must not already be local variable references. Aside from creating let-bindings for the expressions, ALTANF let-binds projections, π_i^k , for the pattern variables y_k that are referenced in the expression u_k . Note that these projections will never be *evaluated* when their argument, x, is not of the expected constructor, as the expression referencing their let-binders, u_k , is only evaluated when the case-decomposition evaluating u_k has already asserted that x has the expected constructor.



These three transformations are applied in a single bottom-up traversal, and result in the following new grammar:

r ::= x	Local variable reference
$ f \overline{x}$	Saturated top-level function
$ K \overline{\tau_r} \oslash \overline{x}$	Saturated data constructor
$ \otimes \overline{x}$	Saturated primitive
$ \mathbf{let} \ \overline{y:\tau_r=r} \ \mathbf{in} \ r$	Let expression
case x of $\overline{p \to x}$	Case decomposition
$\mid \pi_i^k x$	Projection
$ r \triangleright \gamma$	Casts
Patterns	
p ::=_	Default case
KØ_	Matches data constructor

Let-simplification

The next three transformations ensure that the body of a let-expression is a local variable reference, and none of the bound-expressions are themselves a let-expression. The first transformation, BODYVAR, ensures that the (representable) body of a letexpression is always a local variable reference. We have already seen the second transformation, LETCAST, in the non-representable value elimination pass. It ensures that casts are propagated towards the body of a let-expressions, and is needed for the third rewrite rule to fire. The third transformation, LETFLAT, finally ensures that nested let-expressions are turned into a single let-expression.

BodyVar

 $\frac{\text{let } \overline{x:\sigma = u} \text{ in } e}{\text{let } \{\overline{x:\sigma = u}, x_{n+1}: \tau = e\} \text{ in } x_{n+1}} \quad \text{Def}$

```
Preconditions: e \neq x
Definitions: \tau = \text{TYPEOF}(e)
```

LetCast

```
( \text{let } \overline{x : \sigma = u} \text{ in } e ) \triangleright \gamma\overline{\text{let } \overline{x : \sigma = u} \text{ in } (e \triangleright \gamma)}
```

```
LETFLAT let {b_1;...;b_{i-1}; x_i: \sigma_i = let \overline{x : \sigma = u} in e_i; b_{i+1}; ...;b_n} in u
let {b_1;...;b_{i-1}; \overline{x : \sigma = u}; x_i: \sigma_i = e_i; b_{i+1}; ...;b_n} in u
```

The above three transformations are applied using a single bottom-up traversal. The final rewrite rule, TOPLET, ensures that the expression following the top-level term-abstractions is always a let-expression. As we did for ETAEXPAND, TOPLET is applied in a top-down traversal until the sub-expression no longer has a function type.

TOPLETePreconditions: $(e \neq \text{let } \overline{y:\sigma} \text{ in } z) \land (\tau \neq \sigma \rightarrow \tau')$ let $\{x:\tau=e\}$ in xDefinitions: $\tau = \text{TYPEOF}(e)$

We finally arrive at the grammar given in figure 4.17.

Remaining casts

When looking at the last grammar given in figure 4.17, it almost matches the grammar in figure 4.15, with the exception of the casts. Coercions witness a non-syntactical equality between types. Consequently, both the coerced and uncoerced value

::= x	Local variable reference
$\int f \overline{x}$	Saturated top-level function
$K \overline{\tau_r} \oslash \overline{x}$	Saturated data constructor
$\otimes \overline{x}$	Saturated primitive
case <i>x</i> of $\overline{p \to y}$	Case decomposition
$ \begin{array}{c c} \pi_i^k x \\ r \triangleright \gamma \end{array} $	Projection
$ r \triangleright \gamma$	Casts
o::=_	Default case
$K \varnothing _$	Matches data constructor

FIGURE 4.17 - System FC in (almost) Normal Form

will have the same bit-encoding. Hence, during the translation to netlist, the casts are ignored.

4.4 DISCUSSION

4.4.1 PROPERTIES OF THE NORMALISATION PHASE

We have proven that the pass of the normalisation phase which removes non-representable values from the function hierarchy is complete. That is, given only minor restrictions, it reduces the function hierarchy that contains polymorphic and higher-order functions to a completely monomorphic and first-order function hierarchy. Also, every bound variable, and every argument to a function or primitive is representable.

We have also shown that the unconstrained TRS is prone to non-termination, and requires a specific strategy, and certain termination measures, to actually terminate in the presence of recursion. There is, however, no proof that this pass of the normalisation phase terminates. We want to sketch our case that there is a strong indication that the C λ aSH compiler actually terminates in the presence of unbounded recursion:

- » Local recursive functions are always lifted to global functions by LIFTNON-REP.
- » Those transformations that have the potential to induce non-termination, INLINENONREP and the specialisation transformation, are equipped with termination measures that limit their number of applications on the same function.

» There is no transformation in the set of propagation transformations where the resulting expression of one transformation is the matching expression of another.

Additionally we want to state that in years of use of the C λ aSH compiler there has been no report of non-termination⁵.

The same statement holds for completeness of the simplification pass or normalisation. In our experience, the C λ aSH compiler always reduces expressions to the desired normal form⁶. We also want to state that the expression that is the result of the first pass of normalisations, non-representable value elimination, would already be in a state in which it can be synthesized to a netlist. It would, however, not be as trivial as it is in the case of our normal form.

4.4.2 Correspondence operational semantics and netlists

The operational semantics of System FC (as given in appendix C) is a *call-by-name* semantics, where the arguments to a function are not evaluated before the function is called. In a circuit as derived by $T_{C\lambda}$, all circuits are operating simultaneously. Under the assumption that the primitives are free from side-effects, the behaviour of the circuit follows the behaviour as derived from the operational semantics, even in the presence of non-termination. Given the constant function on integers, *const* = λx : *Int* . λy : *Int* .x, the program, *main* = *const* 3 (let x: *Int* = x in x), will reduce to the following normal form:

```
\begin{array}{rcl} & const = \lambda x.\lambda y. \ \text{let} & z: Int = x \ \text{in} & z \\ & main = let \ x: Int = x \\ & & k: Int = 3 \\ & & & z: Int = const \ k \ x \\ & & & & & \\ & & & & & \end{array}
```

which reduces to 3 according to the operational semantics, even though *const*'s second argument is non-terminating. The actual circuit will have a component corresponding to *const* where the first port is connected to a bundle of wires representing the literal 3, and the second argument is connect to a combinational feedback loop. The *const* component will, however, route only its first input to the output, and its second input is not even connected. Consequently, the circuit produces the constant value 3. Although we have only described the static case, the same holds for the dynamic case. When the input port of a component is connected to a combinational feedback loop (a non-terminating expression in System FC), but the computation is not dependent on this input, the circuit connected to the output is in no way influenced by the feedback loop.

The same reasoning applies to the parallel translation of case-decompositions and let-expressions. Even though some circuit paths are performing computations on

⁵Excluding incompleteness or non-termination due to incorrect implementation of the theory. ⁶See footnote 5.

nonsensical values, as those alternatives would not have been evaluated in the sequential case, the generated multiplexer will only select the output of the circuit path that corresponds to the evaluation of the chosen alternative. The circuits calculating nonsensical values have no influence on the behaviour of the other circuit paths, or of the multiplexer. The translations is hence functionally correct. From a energy performance perspective it might, however, be preferable to actually *turn off* the circuit paths corresponding to the non-chosen alternatives.

In the above, and in the actual $C\lambda$ aSH compiler, we assume that all primitives are side-effect free. In the presence of side-effects our translation would be incorrect, as side-effects would be performed eagerly and resources associated with the side-effect would have to be duplicated. To solve the problem of eagerly evaluating side-effects, we would have to add handshake synchronisation for every data-channel, by which a circuit can indicate that it wants the side-effect performed and a response by which the circuit knows that the side-effect is finished. Solving the implicit resource duplication problem (e.g. the impossible duplication of a VGA monitor) is far more difficult, and would require adding scheduling logic. Concluding, side-effecting primitives do not fit in our view of seeing function descriptions as a structural composition of components.

4.4.3 Recursive descriptions

A feature notably lacking from our normalisation phase is the normalisation and unrolling of bounded recursive functions. The actual implementation of the C λ aSH compiler includes additional transformations which:

- » Inline closed constructor applications.
- » Evaluate closed primitive applications, using a δ -reduction.
- » Specialize functions on closed constructor applications.

In combination with the CASECON, the above set of transformations can unroll rudimentary recursive descriptions by creating successive specialised functions. This is, by far, not enough to unroll all bounded recursive functions.

At the moment, this lack of support for bounded recursive functions is amortised by marking the higher-order functions over vectors, such as *map* and *foldr*, as primitives. Just as for any other primitive, the C λ aSH compiler has special translation logic for these primitives. This has, however, violated the conditions of our system as described in this thesis that primitives:

- » Are monomorphic.
- » Only operate on data types as arguments.
- » That the arguments of primitives must be representable.

We want to note that they are only considered primitive for synthesis, but not for execution within the Haskell interpreter. Although we have only proven that our TRS reduces a description to normal form when primitives have representable arguments, the compiler actually reduces descriptions to a normal form almost identical to the one presented in this thesis, with the exception that primitives have non-representable arguments. Primitives may, however, not have non-representable results, as they do not have definitions that can be inlined. As future work we should hence revisit our completeness proofs with less conservative restrictions on primitives.

4.5 Conclusions

The C λ aSH compiler uses a synthesis scheme, $\mathcal{T}_{C\lambda}$, that produces a description that has specific normal from. One aspect of this normal form is that arguments and results of expressions have types for which a fixed bit-encoding exists. For $\mathcal{T}_{C\lambda}$, non-representable values are those values for which no fixed bit-encoding can be determined.

Given only minor restrictions the TRS presented in this chapter removes all non-representable values from a function hierarchy while preserving:

- » The behaviour.
- » The original function hierarchy, where possible.
- » Sharing, where possible.

These restrictions are that:

- » The main function is monomorphic.
- » The arguments and the result of the *main* function are representable.
- » The arguments and result types of primitives are representable types.

These restrictions do, however, not limit the use of polymorphism or higher-order functionality in the rest of the description.

4.5.1 FUTURE WORK

The two big features that are currently lacking from our synthesis approach are:

- » Support for unrolling bounded recursion.
- » Support for GADTs as arguments and result of *main*.

At the moment, GADTs are considered non-representable because of their *existential* coercion arguments. GADTs can therefore not be arguments or results to *main*. Support for GADTs at the root of the function hierarchy will also enable more unfolding of bounded recursive descriptions.

Extending support for GADTs

The problem with supporting GADTs as arguments to, and result of, *main*, is that they have *existential* arguments. These *existential* arguments cannot be projected and let-bound outside of the case-decomposition. We can hence not reach our desired *normal* form where case-decompositions are in administrative normal form (ANF).

There are, however, cases where we can imagine a transformation that eliminates a case-decomposition on a GADT while the constructor is not yet known. We present two such cases, the first one uses the example that we used earlier to explain GADTs:

 $MkI: \forall a:^{*}. \forall c:a \sim Int \rightarrow Int \rightarrow Ta$ $MkB: \forall a:^{*}. \forall c:a \sim Bool \rightarrow Bool \rightarrow Ta$ $f = \Lambda a:^{*}.\lambda x:a.\lambda ds: Ta. case ds of$ $MkI(dt:a \sim Int) \quad (j:Int) \rightarrow ((x \triangleright dt) + j) \triangleright sym dt$ $MkB(dt:a \sim Bool) \quad (b:Int) \rightarrow ((x \triangleright dt) \& b) \triangleright sym dt$ main = f Int

After specialising f on *Int*, and propagating the type application, we get a f' that looks like:

 $f' = \lambda x: Int . \lambda ds: T Int . case ds of$ $MkI (dt: Int \sim Int) \quad (j: Int) \rightarrow ((x \rhd dt) + j) \rhd sym dt$ $MkB (dt: Int \sim Bool) \quad (b: Int) \rightarrow ((x \rhd dt) \&\& b) \rhd sym dt$

Now we have one alternative with a coercion variable that states a tautology, $Int \sim Int$, and another alternative with a coercion variable that states a contradiction, $Int \sim Bool$. There is no safe way to construct a coercion that witnesses a contradiction, so we can prune the respective alternative, leaving only the alternative with the tautology.

 $f' = \lambda x: Int . \lambda ds: T Int . case ds of$ $MkI(dt: Int \sim Int) \quad (j: Int) \rightarrow ((x \rhd dt) + j) \rhd sym dt$

We can now almost use a combination of the CASECON and ALTANF transformation to eliminate the case-decomposition. The remaining problems are the references to the coercion variable dt in the expression. We can, however, safely replace this coercion variable with another coercion that witnesses $Int \sim Int$, the reflexivity coercion: $\langle Int \rangle$:

 $\begin{array}{ll} f' = \lambda x: Int . \lambda ds: T \ Int . \ case \ ds \ of \\ {}_{2} & MkI \ (dt: Int \sim Int) \ (j: Int) \ \rightarrow \ ((x \ \rhd \langle Int \rangle) \ + \ j) \ \rhd sym \ \langle Int \rangle \end{array}$

Now using ALTLET, followed by CASECON, we get:

3

4

```
1 f'
      = \lambda x: Int . \lambda ds: T Int .
                let j : Int = \pi_1^1 ds
                         : Int = ((x \triangleright (Int)) + j) \triangleright sym (Int)
                     x'
               in
                    x'
```

Where there are no more references to existential arguments of the constructor MkI.

Unfolding vector operations The next example is one that ties into unfolding of bounded recursive descriptions. We define, the constructors for the Vec type, the map function on vectors, and a main function that maps (+1) over a vector of four integer:

Nil : $\forall n: Nat. \forall a:^* \forall c: n \sim 0 \rightarrow Vec n a$ $Con: \forall n: Nat. \forall a:^*. \forall n1: Nat. \forall c: n1+1 \sim n \rightarrow a \rightarrow Vec n1 a \rightarrow Vec n a$ $map = \Lambda a:^* . \Lambda b: Int . \Lambda n: Nat . \lambda f: (a \rightarrow b) . \lambda xs: Vec n a. case xs of$ 4 Nil $(dt:n\sim 0) \rightarrow$ $(Nil \ 0 \ b \ \langle 0 \rangle) \ \triangleright (\langle Vec \rangle \ (sym \ dt) \ \langle b \rangle)$ 6 Cons (n1:Nat) $(dt:n\sim n1+1)(x:a)$ (xs:Vec n1 a) \rightarrow $(Cons (n1+1) b n1 \langle n1+1 \rangle$ (f x)0 $(map \ a \ b \ n1 \ f \ xs)$ 10) $\triangleright(\langle Vec \rangle (\operatorname{sym} dt) \langle b \rangle)$ 11 12 main = map Int Int 4 (+1)13

After one round of specialisation of map on its type and function arguments, and subsequently further propagation of these arguments, we get a new version, map':

 $map' = \lambda xs: Vec \ 4 \ Int . case \ xs \ of$ Nil $(dt:4\sim0) \rightarrow$ (Nil 0 Int $\langle 0 \rangle$) $\triangleright (\langle Vec \rangle (sym dt) \langle Int \rangle)$ 3 Cons (n1:Nat) (dt:4~n1+1) (x:Int) (xs:Vec n1 Int) \rightarrow (Cons (n1+1) Int $n1 \langle n1+1 \rangle$ 5 ((+1) x)6 (map Int Int n1 (+1) xs)) $\triangleright(\langle Vec \rangle (\operatorname{sym} dt) \langle Int \rangle)$ 8

Again, we have an alternative with a contradiction (4~0) that we can prune:

 $\begin{array}{ll} map' = \lambda xs: Vec \ 4 \ Int . \ case \ xs \ of \\ Cons \ (n1:Nat) \ (dt: 4 \sim n1+1) \ (x: Int) \ (xs: Vec \ n1 \ Int) \ \rightarrow \\ (Cons \ (n1+1) \ Int \ n1 \ \langle n1+1 \rangle \\ ((+1) \ x) \\ (map \ Int \ Int \ n1 \ (+1) \ xs) \\ (Vec \rangle \ (sym \ dt) \ \langle Int \rangle) \end{array}$

Next comes the rather big step, which will requires a better formalisation in order to guarantee a correct transformation.

- » Because +1, in the coercion *dt*:4~*n*1+1, is an *injective* type function, we can *calculate* that *n*1 must be 3.
- » We can subsequently replace every occurrence of *n*1 by 3.
- » The coercion variable then witnesses $dt:4\sim3+1$, which, after normalisation of the type function (+) becomes $dt:4\sim4$.
- » We can then replace ever reference to the coercion variable dt by the coercion $\langle 4 \rangle$.

As a result we will get:

 $\begin{array}{ll} map' = \lambda xs: Vec \ 4 \ Int . \ case \ xs \ of \\ \hline Cons \ (n1:Nat) \ (dt:4\sim4) \ (x:Int) \ (xs':Vec \ 3 \ Int) \rightarrow \\ \hline (Cons \ (3+1) \ Int \ 3 \ (3+1) \\ \hline ((+1) \ x) \\ \hline (map \ Int \ Int \ 3 \ (+1) \ xs) \\ \hline 6 \) \ \triangleright (\langle Vec \rangle \ (sym \ (4)) \ \langle Int \rangle) \end{array}$

We can now apply ALTLET, followed by CASECON, to get:

 $map' = \lambda xs: Vec \ 4 \ Int .$ $= let \ x = \pi_1^2 \ xs$ $= \pi_2^2 \ xs$ $= (Cons \ (3+1) \ Int \ 3 \ (3+1) \ xs)$ $= ((+1) \ x)$ $= (map \ Int \ Int \ 3 \ (+1) \ xs)$ $= (\langle Vec \rangle \ (sym \ \langle 4 \rangle) \ \langle Int \rangle)$ $= in \ x'$

After a final specialisation of *map* we end up with:

1	$map' = \lambda xs: Vec \ 4 \ Int$.
2	let $x = \pi_1^2 xs$
3	$xs' = \pi_2^2 xs$
4	$x' = (Cons (3+1) Int 3 \langle 3+1 \rangle$
5	((+1) x)
6	(<i>map</i> " <i>xs</i>)
7) $\triangleright (\langle Vec \rangle (sym \langle 4 \rangle) \langle Int \rangle)$
8	in x '

This line of specialisations will continue until the second alternative will witness the contradiction, $dt: 0 \sim n1+1$, where no such natural number n1 exists.

Unrolling bounded recursion

In the discussion, section 4.4, we already indicated that the C λ aSH compiler unrolls very rudimentary form of bounded recursion. A small extension to the current techniques implemented in the compiler is to not only inline, and specialise on, *closed* constructor applications, but also constructors applications that are not closed. Once our description is already in its normal form, inlining constructor applications does not result in loss of sharing, as all computations are already let-bound. Using the techniques in the previous subsection will also enable unrolling bounded recursive descriptions operating on vectors.

A problem with unfolding bounded recursive descriptions, is that it is not just simply inlining recursive function calls. We must also, in some cases, inline functions that form the subject of a case-decomposition containing the recursive function calls. Determining whether a function must be inlined will then suddenly start to depend on a lot of context, and that is difficult to capture in our term rewrite system (TRS). Simply inlining *all* function definitions is not desirable as we want to preserve our function hierarchy as much as possible. It might additionally lead to loss in sharing.

Challenges for future work are thus:

- » To find local metrics to determine whether a function should be inlined for the purpose of unrolling bounded recursive descriptions.
- » Define a partial inlining procedure that preserves sharing.
- » Prove that the method for unrolling bounded recursive descriptions will always lead to a non-recursive normal form.

Advanced aspects of circuit design in $C\lambda$ aSH

ABSTRACT – Even when descriptions use high-level abstractions, the $C\lambda aSH$ compiler can synthesize efficient circuits. Case studies show that circuits designed in Haskell, and synthesized with the $C\lambda aSH$ compiler, are on par with hand-written VHDL, in both area and gate propagation delay. Even in the presence of contemporary Haskell idioms and abstractions to write imperative code (for a control-oriented circuit) does the $C\lambda aSH$ compiler create results with decent non-functional properties. To emphasize that our approach enables correct-by-construction descriptions, we demonstrate abstractions that allow us to automatically compose components that use back-pressure as their synchronisation method. Additionally, we show how cycle delays can be encoded in the type-signatures of components, allowing us to catch any synchronisation error at compile-time.

5.1 INTRODUCTION

The previous two chapters introduced the ideas behind designing synchronous circuits in Haskell, and synthesising these descriptions to a netlist. Chapter 3 introduced some small examples, but mainly to demonstrate the ideas behind the techniques to design circuits. The C λ aSH compiler has, however, been used for much larger designs. It has been used to create various DSP circuits: such as filter banks [73], particle filters [71][CB:11], spectral estimation techniques [36], a model of the human cochlea [66], and stencil computations [72]. Additionally, the use of higher-order functions to make correct-by-constructions trade-offs between a space/time unrolling of computations, and subsequent mapping to circuits, is

Parts of this chapter have been published in [CB:7] and [CB:9].

explored in [39, 70]. Finally, $C\lambda$ aSH has also been used to design a many-core processor architecture that is based on data-flow principles [48][CB:3].

There are hence many existing examples of using C λ aSH for circuit design, and the use of higher-order to make design trade-offs. The purpose of this chapter is therefore not to give an overview how C λ aSH can be used for circuit design in general. Instead, it will focus on *some* of the more advanced aspects of circuit design in C λ aSH.

As an introduction, the next section will describe the design of a medium sized circuit, a streaming reduction circuit [18], which is still designed in terms of *ordinary* function composition. After that, we move on to describing the larger $C\lambda$ aSH demonstrator circuit, where we use two aspects that are *novel* in terms of synthesisable circuit design in Haskell (compared to e.g. [26]): multiple clock domains, and the use of monads to describe imperative, control-oriented, circuits. The last two sections will focus on the correct-by-construction composition of circuits, where one section will use higher-order functions to compose circuits that use back-pressure, and the other section will use type-level functions and numbers to statically enforce correct synchronisation.

5.2 STREAMING REDUCTION CIRCUIT

When solving the matrix equation Ax = b for a big sparse matrix A, one often uses the conjugate gradient algorithm [61]. A core operation of the conjugate gradient algorithm is a sparse matrix-vector multiplication (*SMxV*), which we can perform by taking the dot product for every row in the matrix. For an SMxV the number of multiplications and additions required for an elements in the result vector depends on the number of non-zeros in the respective row of the matrix. Working with floating pointer numbers, the multiplication and addition operations are often pipelined in order to achieve reasonable operating frequencies.

In a pipelined arithmetic logic unit *(ALU)*, a new operation can be scheduled every cycle, but it will take several cycles before the calculated result exits the pipeline. We demonstrate this behaviour in figure 5.1, where an addition is scheduled every cycle. For demonstrative purposes, in our notation the addition takes place immediately, and the result will then propagate through the pipeline.

As part of the dot product, we will have to sum all the numbers in a row of a matrix. Summing all elements in a row using a pipelined adder is, however, more complex than it is when using a non-pipelined adder. Assume for instance that we want to sum three values in a row using a 14-stage pipelined adder. Adding the first two values is trivial, after that we will have to wait 14 cycles before the result of this addition can be added to the third value. While we wait, however, there may be values from other rows that also need to be summed. We hence desire to schedule the pipeline so that it can reduce multiple rows simultaneously, of course, without accidentally summing values from different rows.




FIGURE 5.1 - Pipelining, 5 consecutive clock cycles

Circuits which can process variable length rows of floating point values are called *reduction* circuits. The difficulty in designing these reduction circuits can be attributed to the pipelining of the floating point operators, and that rows can have varying lengths. The advantages and drawbacks of various design approaches fall outside the scope of this thesis, for that we refer the reader to [CB:9] and [18].

The work by Gerards et al. [18] introduces a streaming reduction circuit, together with an algorithm to route appropriate inputs to the pipelined operator. The pipelined operator, with α pipeline stages, will be called \mathcal{P}_{α} . In this circuit, values appear sequentially at the input, where each value is a tuple of a floating point number and a row index. Since partially reduced values coming out of the pipeline will have to reduced further, we need to store them in the partial result buffer (denoted by \mathcal{R}). When two partially reduced results enter the pipeline, the pipeline cannot simultaneously reduce values entering the system. We hence need to store incoming values in a FIFO buffer which we will denote by \mathcal{I} .

To determine whether values from the input buffer, from the end of the pipeline, and/or from the partial result buffer will be used, five rules are checked. The rules can determine which values to use, i.e. the top two values from \mathcal{I} (denoted as i_1 and i_2), the output of the adder pipeline (denoted by ρ) or values from \mathcal{R} (denoted by r). The five rules, in descending order of priority, are:

- If there is a value available in R with the same row index as ρ, then these two values enter the pipeline together.
- 2. If i_1 has the same index as ρ , then i_1 and ρ enter the pipeline.
- 3. If there are at least two elements in \mathcal{I} , and i_1 and i_2 have the same index, then they enter the pipeline.
- 4. If there are at least two elements in \mathcal{I} , but i_1 and i_2 have different indexes, then i_1 enters the pipeline together with the unit element of the operation




FIGURE 5.2 – Streaming reduction circuit

dealt with by the pipeline (thus for example, 0 in case of addition, 1 in case of multiplication).

5. In case there are less than two elements available in \mathcal{I} , no elements enter the pipeline.

Figure 5.2 shows the entire circuit including control signals. The controller, denoted by C, checks which rule has to be executed. To identify rows within the reduction circuit, discriminators are used as identification. Discriminators are assigned to new rows entering the reduction circuit, and are released when a row is fully reduced and leaves the reduction circuit, after which the discriminator is reused. All elements of a row have an equal discriminator. Discriminators require less bits than row indices, as the number of rows within the reduction circuit is bounded, and thus reduces the amount of memory used by the circuit. The discriminators are assigned by the discriminator component D.

Haskell design

We do not elaborate the complete design of the circuit in Haskell as it adds no value for the narrative, but instead highlight a few aspects. The main data type within the circuit is a *Cell*, which contains both the floating point number and the discriminator. We see the type definition, and some helper functions in listing 5.1. We use a *Maybe* data type so that we can distinguish between *unit* elements created internally (encoded by *Nothing*), and actual data (encoded by *Just*). Cells are compared on

```
newtype Cell = C (Maybe (FPData,Discr))

instance Eq Cell where


(C (Just (_,d1))) == (C (Just (_,d2))) = d1 == d2

= _ = False

valid :: Cell \rightarrow Bool

valid (C (Just _)) = True

valid _ = True
```



```
controller = unbundle \cdot fmap \ controllerT \cdot bundle
1
2
    controllerT (i_1, i_2, \rho, r) =
3
        (a_1, a_2, \delta, r')
4
      where
5
        (a_1, a_2, \delta, r')
6
             \rho == r
                            = (\rho
                                            , r
                                                             , 0, C Nothing)
7
             \rho == i_1
                            = (\rho
                                                            , 1, C Nothing)
                                            , i_1
8
                            = (i_1)
             i_1 == i_2
                                                            , 2, \rho
                                            , i_2
0
                                             , C Nothing , 1, \rho)
              valid i_1
                            = (i_1)
10
             otherwise = (C Nothing, C Nothing, 0, \rho)
11
```

LISTING 5.2 - Reduction circuit, controller

their discriminator, so we define the *Cell* data type as a *newtype* wrapper¹ so that we can define a new Eq instance.

We can now straightforwardly implement the controller as shown in listing 5.2, where i_1 and i_2 are the two elements from the inputbuffer, ρ is the output of the pipelined operation, and r the output from the partial result buffer. The outputs a_1 and a_2 are the two arguments for the pipelined operator, δ determines how many values should be shifted out of the input FIFO buffer, and r' determines what value should be stored in the partial result buffer.

The controller is the only high-level combinational component in the reduction circuit, the other components are all sequential circuits. We model them using the Mealy machine abstraction discussed in chapter 3. One example is the *discriminator* (D), which hands out new discriminators to the system, based on whether a new row index appears at the input. The code for this circuit is shown in listing 5.3. It

¹We do not create a completely new data type so that we may use existing functions for *Maybe*.

```
discriminator = discriminatorT (^) (maxBound,maxBound)

where

discriminatorT (prevIndex, discr) index = ( (index, discr')

, (newDiscr, discr'))

where

newDiscr = index /= prevIndex

discr' | newDiscr = discr + 1

| otherwise = discr
```

LISTING 5.3 - Reduction circuit, discriminator

1	rc op(x,i) = j	y		
2	where			
3	(new,d)	=	discriminator	i
4	(i_1, i_2)	=	inputBuffer	(x,d,δ)
5	ρ	=	pipeline op	(a_1, a_2)
6	(r, y)	=	resBuffer	(new,d, i , p , r ')
7	(a_1, a_2, δ, r')	=	controller	(i_1, i_2, ρ, r)

LISTING 5.4 – Reduction circuit

uses the $\langle \wedge \rangle$ combinator to combine the transfer function and the initial state of the circuit.

We connect all the components to form the complete reduction circuit using the code shown in listing 5.4. The floating point operator op is passed as a parameter to the reduction circuit, making the implementation generic for all kinds of pipelined reduction operations. The *pipeline* component (or function) requires a result from the *controller*, while the *controller* requires a result from *pipeline*, i.e. the functions depend on each other's results. In figure 5.2, this is shown using the signals ρ , a_1 and a_2 . These same signals are shown in listing 5.4. The result produced by the pipeline (ρ) does, however, not depend on the value produced by the controller (a_1 and a_2) within the same clock cycle. The output ρ is directly derived from the state of the pipeline, and *not* the inputs of the pipeline. Haskell's lazy evaluation will hence ensure that there are no problems with simulating this circuit. As the feedback loop contains delays, the resulting hardware will also exhibit the expected synchronous behaviour.

Table 5.1 displays the design characteristics of both the C λ aSH design and a handoptimized VHDL design where the same global design decisions are applied to both designs. Both designs are synthesized, with the Xilinx tools, for the Xilinx Virtex-4 4VLX160FF1513-10 FPGA. The figures in the table show that the results are comparable. The VHDL design is faster (and bigger) due to a higher degree of pipelining.

2

4

5

6

7

	СλаЅН	VHDL
CLB Slices & LUT	4076	4734
Dffs or Latches	2467	2810
Operating Frequency (MHz)	159	171
Lines of code	211	748

TABLE 5.1 – Design characteristics of the streaming reduction circuit

5.3 C λ aSH demonstrator circuit

With the intent to show that Haskell, in combination with the $C\lambda$ aSH compiler, can be used as a general purpose HDL, we build a demonstrator circuit for presentation at a large conference [14]. For our FPGA platform we used the Terasic/Altera DE1 Development and Education board, which contains an Altera Cyclone II EP2C20F484C7 FPGA. The circuit is able to:

- » Control an audio chip via the I^2C protocol.
- » Communicate with an audio chip to acquire audio samples from the line-in, and send audio samples to a speaker over the line-out.
- » Read scancodes from a PS\2 keyboard, which are synthesized to an appropriate sine-wave and send to the speakers.
- » Mix the audio samples from the line-in and the tones synthesised from the keyboard scancodes.
- » Apply low- or high-pass filtering over the mixed audio samples using a 17tap FIR filter.
- » Analyse the spectrum of the filtered audio samples using an fast fourier transform *(FFT)*.
- » Display the audio spectrum on a VGA monitor, with time on the horizontal axis, frequency on the vertical, and colours indicating the energy.

A schematic overview of the circuit is presented in figure 5.3. Groups of components run at different clock frequencies, these clock domains are highlighted by colour-accented blocks in the diagram. Most of the components run at the system clock (red) of 50 MHz. As proper timing is important for distortion-free audio, the audio-chip runs in *master* mode, meaning it is in control of all its clocks. The audio interface, mixer, and FIR filter are hence synchronised to bit sample clock (12 MHz) provided by the audio chip (blue). The FFT requires its own clock (green) as the longest combinational path in the FFT design only allowed a clock frequency of 10 MHz. It only runs at 10 MHz because the main FFT datapath is completely combinational, but it is fast enough for processing our audio samples (a sample rate of 44 KHz). So instead of pipelining, running the FFT in its own clock domain was an appropriate solution.




FIGURE 5.3 - Demonstrator circuit

We will not elaborate the design of every component, but will instead focus on the most control-oriented circuit, the I^2C bus controller. The I^2C protocol is a simple serial bus protocol that allows multiple masters and slaves on a single bus. Although there was only one master, the FPGA, and one slave, the audio chip, we nonetheless designed a complete I^2C controller. We modelled our design of the I^2C controller after an existing design [30] by Richard Herveille written in VHDL. The final design is feature compatible, modulo WISHBONE [50] compatibility, with the design by Richard Herveille.

Such features include:

- » True multi-master operation, including collision detection and arbitration, that prevents data corruption when two or more masters try to control the bus.
- » Clock stretching, by using the bus clock synchronisation mechanism, slave devices can slow down the transfer rate of the master, thus inserting waitstates.
- » Communication of the bus status to a client of the I^2C controller, such as whether there is traffic on the bus, or arbitration is lost.

The I^2C controller is very much a control-oriented circuit, and needs to store many pieces of information. Due to its control-oriented nature, many of its operations are

Monads

Although the name and concept *monad* originate from category theory [40], we will elaborate the concept from a circuit designers point of view. A monad is a structure that expresses computation as a *sequence* of steps. In Haskell this gives rise to the *Monad* type class:

¹ class Monad *m* where ² return :: $a \rightarrow m a$ ³ (>>=) :: $m a \rightarrow (a \rightarrow m b) \rightarrow m b$

where the *return* function puts a value in the computational structure, and >>= (pronounced *bind*) is the sequential composition of two structures. Using the **do** notation we do not have to explicitly write our programs in terms of >>=, but the compiler will desugare it for us. The program:

$$\begin{array}{rcl}
& f & x = do \\
& y & < -g & x & 3 \\
& z & < -h & x & y \\
& & \text{return} & (z + 1)
\end{array}$$

is desugared to:

$$f x = g x 3 \gg = (\lambda y \rightarrow h x y \gg = (\lambda z \rightarrow \text{ return } (z + 1)))$$

State monad The *state monad* is a computational structure, where computations are executed in sequence, and a global state is *threaded* through each of these computations. Its type and *Monad* instance are:

```
type State s \ a = s \rightarrow (a,s)
instance Monad (State s) where
return x = \lambda s \rightarrow (x,s)
(State m) >>= k = \lambda s \rightarrow let (x,s') = m s in (k x) s'
```

where we see that every computation can update the state, and pass the updated state to the next computation. Using the *state monad* operations *get* and *put* we can then describe an incrementing counter as:

```
1 counter = do
2 cnt <- get
3 put (cnt + 1)
4 return cnt</pre>
```

Lenses

Lenses are a recent idiom in Haskell for declaring how to focus deeply into a data structure, whether it be for viewing or updating. In this thesis we use them mainly to conveniently access fields in a record.

Given a record data type:

1 data ShiftRegister = SR { _sr :: BitVector 8, _dcnt :: Index 8 }

to represent the state of a shift register in terms of its data, and the number of valid elements. We will use Template Haskell [28] to create two *lenses*, *sr* and *cnt*, to focus into the respective fields of our data structure.

The strength of lenses is, for a large part, defined by the set of combinators to manipulate data in terms of lenses. For example, lets say that we want to decrement our *_dcnt* field within a state monad. Using normal record syntax we would have to write:

$$s@(SR \{ _dcnt = x\}) < -get$$

² put s {_dcnt =
$$x - 1$$
}

while with lenses and the -= combinator we can just write:

 $_{1}$ dcnt -=1

which is far more self-explanatory.

not algebraic manipulations of data, but controlling the flow of data through choice structures (e.g. case-expressions). Additionally, in many situations only parts of the state of the circuit need to be updated, while others can be left as is. Sometimes, we also want to assign a certain default value to the state, and only overwrite this state in certain situations. We thus need a way to deal with both selective and *destructive* updating of the complete state of the circuit.

We use the state monad [51] to model a function with a global, updatable state, and use a concept called lenses [37] to perform selective updates. As we will see, these two concepts give an imperative feel to our implementation, which works well for control-heavy circuits. Note that we still use the Mealy machine abstraction to actually create the registers, we use the state monad to describe the combinational part. This means we have full control over where registers will be placed, and hence the cycle delays of our circuit.

In listing 5.5 we see the definition of a shift register, which is used inside the I^2C controller. The shift register is used to both write a word bit-by-bit, and read a word bit-by-bit. On the first line we define a new data type *SR* which describes the state of the shift register: the register content $_sr$, and the number of valid elements

```
data ShiftRegister = SR \{ \_sr :: BitVector 8, \_dCnt :: Index 8 \}
1
2
   $(makeLenses "ShiftRegister) -- generate lenses
3
4
    shiftRegister
                    :: Bool \rightarrow Bool \rightarrow BitVector 8 \rightarrow Bit
5
                   \rightarrow State
                             ShiftRegister (BitVector 8, Bool)
6
                  ld shift dIn coreRxd = do
    shiftRegister
7
     -- get the current state
8
     (SR \{..\}) < -get
9
     -- shift register
10
     if ld then
11
        sr = dIn
12
     else when shift $
13
        sr \ \% = (<< \# \ coreRxd)
14
     — data–counter
15
     if ld then
16
       dCnt = 7
17
     else when shift $
18
       dCnt = 1
19
     -- When writing: bit to send, remaning bits, finished writing
2.0
     -- When reading: N/A, word read, finished reading
21
     return (msb \_sr, \_sr, \_dCnt == 0)
2.2
```

LISTING 5.5 - Shift register

in the register _*dcnt*. When the shift register is used for writing values bit-by-bit, *dcnt* represents the number of bits that still need to be written. When the shift register is used for reading in values bit-by-bit, _dcnt represents the number of bits that still need to be read. On line 3 we have the compiler generate, using Template Haskell [28], two lenses, sr and dnt, which can peer into the fields of the SR data type. These lenses will allow us to succinctly update only parts of the state of the shift register. We now move on to our monadic implementation of the shift register. On line 9 we get the current state of the shift register, which brings two new variables into scope: _sr representing the current register content, and _dcnt representing the current data counter. On lines 11 to 14 we update the contents of our register. On line 12 we overwrite the register contents with our data input *dIn*, using the (.=) operator, when the load flag (*ld*) is asserted. On line 14 we modify, using the (%=) operator, the register content by shifting in the *coreRxd* input from the right. On lines 16 to 19 we update the value of our data counter. When the load new value signal (ld) is asserted, we reset the counter to 7 (line 17). When we are shifting (the *shift* signal is asserted), we decrement our data counter by 1 using the (-=) operator (line 19).

1	shift .= False
2	ld .= False
3	hostAck .= False
4	
5	case _cState of
6	Idle \rightarrow when go \$ do
7	if startCmd then do
8	cState .= Start
9	coreCmd .= I2C_Start
10	else if readCmd then do
11	cState .= Read
12	coreCmd .= I2C_Read
13	else if writeCmd then do
14	cState .= Write
15	coreCmd .= I2C_Write
16	else do
17	cState .= Stop
18	coreCmd .= I2C_Stop
19	ld .= True
20	Write \rightarrow when coreAck \$ do
21	if <i>cntDone</i> then do
22	cState .= Ack
23	coreCmd .= I2C_Read
24	else do
25	cState .= Write
26	coreCmd .= I2C_Write
27	shift .= True
28	Read \rightarrow when coreAck \$ do

LISTING 5.6 – I^2C controller, excerpt

Other parts of the implementation of the I^2C controller follow the same idiom:

- » We first acquire the current value of the state; the individual parts of the current state are referenced by variables starting with an underscore.
- » We subsequently update parts of the state using lenses and their associated combinators.

We still follow the Mealy machine idiom of describing the single cycle behaviour of our circuits, but we now use imperative(-looking) features of the Haskell language and its libraries in order to capture the imperative nature of our control-oriented circuits.

	CλaSH	VHDL
Logic elements	144	194
Registers	66	100
Operating Frequency (MHz)	279	220
Lines of code	515	579

TABLE 5.2 – Design characteristics of the I^2C controller

TABLE 5.3 - Design characteristics of the Cordic core

	СλаЅН	VHDL
Logic elements	1026	1060
Registers	695	656
Operating Frequency (MHz)	207	209
Lines of code	53	175

In listing 5.6, we can see an excerpt of the code that is used to implement part of the I^2C controller. The purpose of this listing is to demonstrate the destructive update of parts of the state, in this case *ld* and *shift*. These two values are used to control the shift register we discussed earlier. By default, as implemented in line 1 and line 2, we do not want to change the content of the shift register, hence we set *ld* and *shift* to *false*. However, when we are in the *Idle* state and the *go* signal is asserted, we do want to load in a new value into the shift register. Hence we update the *ld* with the value *True* on line 19. Similarly, when we are in the *Write* state, but we have not shifted out all the bits (*cntDone* is not asserted), then we update *shift* with the value *True* (line 27). We will further discuss this imperative way of writing circuit behaviour at the end of this chapter.

Table 5.2 displays the design characteristics of both the C λ aSH design and the original VHDL design [30] on which we based our implementation. The figures in the table show that the results are comparable. The reason that the VHDL code is slower is most likely due to the support for both an asynchronous and synchronous reset, where the C λ aSH design can only be reset asynchronously. The higher number of registers in the VHDL is most likely due to the one-hot encoding used for the internal state machine and the internal I^2C commands, where C λ aSH uses a binary encoding. This also explains the higher number of logic elements, as there are wider (due to one-hot) and more (due to the synchronous reset) multiplexers. The purpose of table 5.2 is, however, to show that the use of imperative features did not negatively impact the performance characteristics of the circuit.

As a final comparison we show the design characteristics of our CORDIC circuit in table 5.3. We use the CORDIC algorithm [67] to calculate the sinusoids for our synthesizer. We compare our design against an existing VHDL implementation [29] that has the same number of pipeline stages, and same bit-precision. Again we see that the performance of the $C\lambda$ aSH implementation and the VHDL implementation are comparable.

5.4 CORRECT-BY-CONSTRUCTION COMPOSITIONS

Having seen that the C λ aSH compiler can synthesize circuits that have acceptable non-functional properties, we will now show how Haskell can aid us in designing circuits that are correct-by-construction. Specifically, we focus on the correct composition of components. The first subsection describes how we can use higherorder functions to compose functions that use back-pressure as their synchronisation method. The correct-by-construction aspect is that the designer is relieved of connecting the signals for back-pressure, this is done automatically. The second subsection shows how we can annotate components with their cycle delay at the type level. Here the correct-by-construction aspect is that the type system checks that compositions are correctly synchronised, i.e., enough registers have been placed on all the signal paths.

5.4.1 BACK PRESSURE

Back-pressure is a synchronisation method between two circuits where:

- » Circuit B receives data from circuit A.
- » Circuit B has a status line connected to circuit A indicating whether it is ready to receive new data.
- » When this status line is de-asserted, circuit A should remember its output until circuit B asserts its ready status again.

When circuit A is feeding data to both circuit B and circuit C, and circuit B deasserts its ready signal, circuit A should be able to tell circuit C that it cannot provide new data. In general, we will hence also need a forward synchronisation method, by which a circuit can assert that its output is new and/or valid.

We model circuits adhering to this synchronisation protocol using the *DataFlow* type shown in listing 5.7. It has two inputs, one corresponding to its data input, and the second input corresponding to the ready signal of the circuit it is sending data to. It also has two outputs, a data output, and its own ready signal, which will be connected to the circuit it is receiving data from. The validity signals flowing forward, and ready signals flowing backward, have the same type, meaning the granularity of synchronisation matches in both directions.

We can now define sequential composition of two circuits as the (>>>) operator, shown in listing 5.8. In both the code and the diagram we can see the mutual dependency between the function f and g, where g is expecting data from f, and f will only supply new data when g is ready. The designer must ensure that these signals do not form a combinational loop within f and g. Using the (>>>) operator, the designer can never accidentally connect the data ports to the ready ports and visa versa when composing two circuits.


Aside from sequential composition, we want other compositional forms, such a parallel composition. We see the type definitions, and their circuit representation,

```
newtype DataFlow iEn oEn i o
1
    = DF
2
    \{ df :: Signal (i, iEn) \}
                                -- data input, with validity flag
3
          \rightarrow Signal oEn
                                –– receiving circuit ready
4
          \rightarrow (Signal (o,oEn) -- data output, with validity flag
5
              , Signal iEn
                                —— circuit is ready
6
             )
7
    }
8
```



Back-pressure, sequential composition

Circuit representation



LISTING 5.8 - Sequential composition of dataflow circuits

for these additional composition operators in listing 5.9. Where the parallel composition operator, (***), can actually be defined in terms of *first*, *swap*, and (>>>):

1	second f	= swap	⋙	first	$f \gg swap$
2	f *** g	= first	$f \gg$	» sec	ond g

Here we can also see why we parametrised the synchronisation signals in the definition of our *DataFlow* circuit type, and not fix them to be of type *Bool*. If we had fixed our synchronisation signals to *Bool*, then two circuits composed in parallel would be forced to operate in lock-step, as there would only be one ready and one valid signal to connect to both circuits. (***) :: DataFlow aEn bEn a b → DataFlow cEn dEn c d → DataFlow (aEn,cEn) (bEn,dEn) (a,c) (b,d)
first :: DataFlow aEn bEn a b → DataFlow (aEn,cEn) (bEn,cEn) (a,c) (b,c)
swap :: DataFlow (aEn,bEn) (bEn,aEn) (a,b) (b,a)


Circuit representation

2

4

5

7



LISTING 5.9 - Parallel composition of back-pressure circuits

Feedback

We define our combinator which adds a feedback arc to a circuit, *loop*, in listing 5.10. We see that our valid and ready flags are no longer parametrised in this circuit, but are fixed to be of type *Bool*. The reason for that is that we want to ensure that data flowing to the output, and data flowing through the feedback loop proceed in lock-step. As we will see below, asserting validity flags and ready flags in the presence of eager consumers is not trivial. By forcing the designer to create a function that operates in lock-step, we can guarantee that the feedback loop operates correctly with respect to our synchronisation protocol.

The implementation of our *loop* combinator is non-trivial, because our circuits are defined as *eager* consumers:


» When the *valid* signal is asserted on its input, then a circuit is expecting a *new* data input every clock cycle.

The *loop* combinator must hence ensure that:

» The input circuit and feedback circuit only produce new data when both the feedback circuit and output circuit can consume new values. That means that all data inputs should be valid, and the consuming circuits should be ready.

- 1 loop :: DataFlow Bool Bool (a,d) (b,d)
- $_{2} \rightarrow DataFlow Bool Bool a b$

```
Circuit representation
```



LISTING 5.10 - Adding feedback arcs to dataflow circuits

» The feedback circuit and the output circuit only consume new data, when both can consume new data.

We have annotated the and-gates in listing 5.10 with numbers, so we can refer to them in the explanation below.

- » The circuit f should only consume new values, when both the incoming data is valid (v_a) and the fed back data is valid (v_d) . But also only when the output circuit is ready (r_b) , because the function f can only produce *new* values when the output circuit is ready. This logic is implemented by and-gates 1 and 3.
- » The circuit on the input, providing data input *a*, should only produce *new* values (r_a is asserted) when:
 - The circuit *f* is ready.
 - When the fed back value is valid (v_d) , because f can only consume new values when both v_a and v_d are asserted.
 - The circuit on the output is ready (r_b) , because f can only consume its fed back value and input value when the output circuit is also ready.

This logic is encoded by and-gates 2 and 3.

- » The circuit *f* should only produce new data (its incoming ready flag is asserted) when:
 - The circuit on the output is ready (r_b) , and f itself is ready (r_d) .

5.4.1 – BACK PRESSURE

loopNI :: DataFlow Bool Bool d (b,d)1 \rightarrow DataFlow Bool Bool () b loopNI (DF f) = stub >>> loop f' where f $= DF(\lambda din \ b \rightarrow \text{let} \ (ud,v) = unbundle \ din$ 5 $(_,d') = unbundle ud$ 6 = bundle (d', v)d 7 in f d b8 $stub = DF(\lambda_{-} \rightarrow (pure (True, ()), pure True))$ 9

LISTING 5.11 - Alternative feedback complinator

- The data produced by the circuit on the input is valid (v_a) . Because f can only consume the tuple of a and d simultaneously, f should not update its fed back data (d) when the other part of the tuple is not updated.

This logic is encoded by and-gates 5 and 6.

- » The circuit on the output, consuming data output b, should only consume values (v_b is asserted) when:
 - The output from f is valid (v_b) .
 - The circuit *f* is ready to consume its fed back result, *f* cannot update *b* and *d* independently.
 - The data on the input is valid (v_a). When the data on the input is not valid, *f* cannot consume its fed back value, meaning it cannot update its output tuple.


We encode this logic with and-gates 4 and 6.

The *loop* combinator is defined in such a way that it takes a function f that consumes both an external input, and a fed back output. We can, however, imagine a situation where we have a function f that only consumes the fed back input. We can define a new combinator, *loopNI* (loop, no input), in terms of *loop* that accepts such functions. The code for this alternative combinator, *loopNI*, is shown in listing 5.11. The *stub* function will ignore its input, is always *ready*, and produces a constant stream of *unit* values. The final synthesis result will therefore no longer contain *and*-gates 1, 2, and 6. Gate 2 will be removed because its output is unused, and gates 1 and 6 will be removed because *and*ing with *true* is equal to the *and*'s second argument.

Manipulating status flags

A component that is often used in a back-pressure controlled circuit is a FIFO buffer. Consider a fifo component adhering to our *DataFlow* type: $\begin{array}{ll} main = (fifo *** fifo) >>> \\ (colDF >>> fifo) \\ & \text{where} \\ & colDF = mapDF (uncurry (\&\&)) dup \\ & fup a = (a,a) \end{array}$

Circuit representation



LISTING 5.12 - Composition of FIFO circuits

```
mapDF :: (ra \rightarrow rb)
1
             \rightarrow (rb \rightarrow ra)
2
             \rightarrow DataFlow ra rb a a
3
   mapDFfg = DF 
     \lambda din \ rb \rightarrow let (d, ra) = unbundle \ din
5
                           rb'
                                     = fmap f ra
6
                           ra'
                                     = fmap g rb
7
                          (bundle' (d, rb'), ra')
                     in
8
```

LISTING 5.13 - Impedence matching circuit

¹ fifo :: DataFlow Bool Bool a a

where the fifo will perform a shift when its input is valid, and when the output is ready. The fifo will de-assert its ready signal when it is full, and de-assert the valid signal when it is empty.

We can now compose three FIFOs, two in parallel, composed sequentially with a third, and have their synchronisation signals connected automatically. The code,

newtype DSignal (delay :: Nat) a = D { toSignal :: Signal a }
deriving (Functor, Applicative ,Num)

LISTING 5.14 - Delay annotated signals

and corresponding circuit interpretation can be seen in listing 5.12. Here we see that we need an additional function, *mapDF*. The reason for that is that we need to correctly match the status signals of two FIFOs in parallel with the third FIFO. The parallel composition is expecting two ready flags to flow backwards, and is offering two valid flags in the forward direction. The third FIFO is, however, only offering one ready flag, and expecting only one valid flag. Our final combinator, *mapDF* (listing 5.13), can thus performs arbitrary manipulation on the status flags, in order for the connections such as the above to match up.

The *mapDF* function is also useful when specifying feedback loops. For example, we can build a derivative of our *loop* combinator, one that always adds a FIFO buffer on the feedback edge:

where *dubDF* duplicates the valid signals flowing forward, and logically *and*'s the ready signals flowing backwards. The *colDF* operates in the opposite direction, merging the valid signals, and duplicating the ready signals.

5.4.2 Delay annotations

The dataflow method described in the previous section is one approach to make circuit self-synchronising. Such a self-synchronising approach is often used when cycle delays of computations are not fixed, i.e., when iteratively calculating a value until it has a desired property. In other cases, however, different paths through a circuit accumulate distinct delays. When these paths are merged through an operation, it is often desired that these path are synchronised, that is, that both paths have accumulated the same number of delay. In this section we describe how signals can be annotated with their accumulated delay *in their type*, and how composition of functions are only type-correct when the function arguments have the expected amount of accumulated delay.

The data type definition of our annotated signal type is given in listing 5.14. The delay annotation is a *phantom* type, just as the length annotation on our *Vector*

delav :: Vec d a 1 \rightarrow Delay (n - d) a 2 \rightarrow Delay n a 3 delay is (D inp) = D outp4 where 5 outp = case length is of6 $0 \rightarrow inp$ 7 shiftRegister is inp 8

LISTING 5.15 - The delay operator

type. We use natural numbers to encode our delay, meaning that we cannot encode *negative* delays, and hence anti-causal systems. Just as we did for our *Signal* type declaration in chapter 3, the constructor for *DSignal*, *D*, should not be exported. The circuit designer should only modify these annotated signals through a predefined, safe, set of functions and operators.

The first and foremost of these function is the *delay* function, whose definition is given in listing 5.15. This function adds *d* amount of delay to a signal. The type signature should be read as: given that we are now at time *n* (the output), we are seeing samples from time n - d clock periods ago (the input). Internally this delay operator is just implemented as a shift register (given that the requested amount of delay is more than zero). For practical purposes we initialize this register with a set of given samples, where the number of initial samples is thus equal to the delay *d*.

With our most important function in place, we can now show how delay annotations enforce proper synchronisation. Our first example assumes that the type signature for the function is given:

In our example, f expects two integer signals, where the second argument is delayed by 1 cycle compared to the first argument. The above specification would result in a type error, as the addition operator (+) is expecting its arguments to have the same amount of delay. We fix our implementation by also delaying the first argument by 1 cycle:

1 f :: DSignal (n - 1) Int \rightarrow DSignal n Int \rightarrow DSignal n Int 2 f a b = delay [0] a + b -- arguments are now synchronised

Also, any function applying f will have to ensure that f's second argument is delayed by 1 cycle compared to its first.

1	unsafeFromSignal	::	Proxy $n \rightarrow$	Signal	$a \rightarrow$	DSignal	п	а
2	unsafeFromSignal	_	s = D s					

LISTING 5.16 - Unsafe delay annotation

Conversion to Signal

As explained earlier, the constructor for *DSignal*, *D*, will not be exported, so that the circuit designer cannot subvert its invariants *by accident*. Of course, it is imperative that the designer can place a circuit defined in terms of *DSignal*, in a larger, less restricted, circuit defined in terms of *Signal*. The most straightforward operation is stripping the signal from its delay information:

toSignal :: DSignal n $a \rightarrow$ Signal a

which is just the *field* extractor defined as part of our newtype definition of DSignal.

Dropping delay information is always safe, in terms of the invariants implied by the type of *DSignal*. Adding delay information requires more careful consideration. The safest way to add a delay annotation on a normal signal is to add a delay annotation of *zero* cycles:

```
1 from Signal :: Signal a \rightarrow DSignal 0 a
2 from Signal s = D s
```

This new function will allow a designer to coerce any *DSignal* to have zero delay by using: (*fromSignal* . *toSignal*) :: *DSignal* $n \ a \rightarrow DSignal$ 0 a. However, as long as we annotate functions with polymorphic delay values, the risks of subverting the invariants of *DSignal* are reduced.

Let us assume that a circuit designer wants to use our circuit defined earlier, f, within the function g, where g which is defined in terms of *Signals*. Having only the *fromSignal* function available, the second argument of g will have to be explicitly delayed when applied to f:

```
g :: Signal Int \rightarrow Signal Int \rightarrow Signal Int
g a b = toSignal (f (fromSignal a) (delay [0] (fromSignal b)))
```

However, it might be the case that the designer knows that g's second argument is actually already delayed by one clock cycle compared to g's first argument. In that case, adding an extra delay to the second argument of f will actually cause the arguments of f to be *improperly* synchronised.

We hence need a third conversion function, given in listing 5.16, that allows the designer to explicitly annotate a signal with its delay. We prefix the function with

the word, *unsafe*, to indicate to the designer that this function has to potential to subvert invariants of *DSignal*. Because there is a strict phase distinction between types and terms, we cannot make a function of the type *unsafeFromSignal* :: $n \rightarrow$

Signal $a \rightarrow DSignal \ n \ a$, where *n* would be both a type and a term. We therefore use the *Proxy* data type, which, as the name suggests, acts like a *term*-level proxy for the type *n*. Going back to our example, we can now write *g* as:

1 g :: Signal Int	\rightarrow Signal Int \rightarrow Signal Int
$_{2}$ g a b = toSignal	(f (fromSignal a)
3	(unsafeFromSignal (Proxy :: Proxy 1) b))

Unlike the *fromSignal* function, *unsafeFromSignal* is able to completely subvert the invariants of *DSignal*. That is, we can redefine *f*, erroneously, but type-correct, as:

$f :: DSignal (n-1) Int \rightarrow DS$	ignal n Int → DSignal n Int
$_{2}$ f a b = ((unsafeFromSignal (H	Proxy :: Proxy n) . toSignal) a) + b

The *unsafeFromSignal* function is hence a truly *unsafe* operation. Both *fromSignal* and *unsafeFromSignal* are, however, needed in order to interact with circuit specifications that are not annotated with delays.

Feedback

With delays encoded in the types, we can no longer define feedback using standard value recursion. For example, using normal *Signals*, we can describe a MAC circuit:

acc' = cc' acc' = (x * y) + acc $acc' = register \ 0 \ acc'$

where value recursion is used to model the feedback loop. However, when we try to the same using *DSignal* and the *delay* function:

```
\begin{array}{ll} mac x y = acc'\\ & \text{where}\\ & acc' = (x * y) + acc\\ & acc = delay \ [0] \ acc' \end{array}
```

we get a type error² because *delay* is expecting *acc*' to be of type, *DSignal* (n-1) *a*, however, *acc*' is defined in terms of *acc*, which is of type, *DSignal n a*. Actually, the only *type*-correct feedback loops that we can specify with the operators that we have seen until now, are the unsound combinational feedback loops.

²Actually, in the polymorphic setting we get a function with an insoluble constraint, $n \sim n - 1$, which we cannot solve once we move to a monomorphic setting.

 $\begin{array}{l} fb :: \ Proxy \ (d+1) \\ \rightarrow \ (DSignal \ (n-d-1) \ a \rightarrow \ (DSignal \ k \ b, \ DSignal \ n \ a)) \\ \rightarrow \ DSignal \ k \ b \\ fb \ fb \ f = \ \mathbf{let} \ (y, D \ x) = f \ (D \ x) \ \mathbf{in} \ y \end{array}$

LISTING 5.17 - Feedback operator

We thus define a feedback function, listing 5.17, which additionally enforces that the feedback loop contains at least one delay element. For extra verification, we allow the designer to explicitly indicate how much delay the feedback loop must have. The type signature of the fb function should thus be read as:

- » We want to create a feedback loop which has an internal delay of d + 1.
- » We give a function f, that has an arbitrary delay between its input and first output, and d + 1 delay between its input and second output.
- » We feed back the second output of the function to its input, and return its first output.

We can now correctly define our mac function as:

Note that we do not explicitly have to indicate how much delay our feedback loop must have. Providing an unannotated *Proxy* constructor indicates we are content with any kind of delay. The types will, however, enforce that the feedback loop has a delay of at least 1.

5.5 Discussion

Designing circuits in Haskell

In chapter 3 we introduced several primitives for designing synchronous sequential circuits. On top of those primitive we build our Mealy machine abstractions as an initial step to specify our sequential circuits in a principled manner. In our experience, designing data-oriented circuits using *normal* function composition leads to concise and clear circuit specifications. This holds true for both combinational circuits, and sequential circuits defined using our Mealy machine abstraction. In this chapter we have also seen, in the top-level specification of the reduction circuit, that function composition works well for the high-level composition of our components. Once we move to internals of control-oriented circuits, standard function composition does, however, not always *seem* to be the right answer.

5.5 – Discussion

In section 5.3 we showed that we defined our I^2C controller in terms of the state monad. We did this because the imperative nature of the state monad allowed us to closely match the original, imperative, VHDL implementation [30]. However, were we to design the I^2C controller from scratch, would we have ended up with such an imperative implementation? Perhaps most of the functionality could have been implemented in a functional style. So we cannot state that control-oriented circuits can only be defined in an imperative style where function composition is unidiomatic.

If there are circuits that are truly imperative in nature, then we do know that we can specify them more idiomatically using a (state) monad. Additionally, this chapter shows that the $C\lambda$ aSH compiler synthesises circuits with acceptable properties from such imperative specifications. This chapter also shows the benefits of using functions from existing Haskell libraries, the state monad and lenses, to define the behaviour of circuits, and thus the advantage of using $C\lambda$ aSH compared to DSLs(e.g. [26] or [58]) embedded in Haskell.

Abstracting patterns

In chapter 2 we saw that existing HDL such as VHDL and Verilog offer features that can abstract certain structural, repetitive, patterns. These patterns correspond to our higher-order functions such as *map* and *foldr*. In this chapter we have seen a glimpse (in the form of the dataflow combinators) of what other kinds of design patterns we can capture with higher-order functions. Such patterns cannot be captured by the abstractions offered in VHDL or Verilog.

At the moment, circuit designers must use our dataflow combinators explicitly when structuring their circuits. Those familiar with Haskell will have noticed that our combinators look very much like the methods of the *Arrow* type class [32]. Arrows have a very convenient notation for their composition [52], sadly this notation cannot be used for our dataflow combinator. The type signatures of the combinators do not match the method signatures of the *Arrow* class. The problem is that we parametrise over the types of the synchronisation signals, which we did to enable parallel composition where both data streams progress independently.

One approach that initially *seems* like a solution is to relate the types of the *ready* flags to types of the data ports using a type function, instead of parametrising them directly. Our *BackPressure* type would then look like the code shown in listing 5.18. However, when we try to implement the very first function of the *Arrow* class we immediately run into problems:

instance Arrow DataFlow where arr :: $(b \rightarrow c) \rightarrow BackPressure b c$ arr $f = DF(\lambda i \ oRdy \rightarrow let \ (iD, iVal) = unbudle i$ oVal = fmap ??? iVal in (bundle (fmap f o, oVal), fmap ??? oRdy))

type family En a type instance En(a,b) = (En a, En b)type instance En Int = Booltype instance En Bool = Bool5 6 newtype DataFlow i o 7 = DF8 $\{ bp :: Signal (i, En i) \}$ 9 Signal (En o) 10 \rightarrow (Signal (o, En o) 11 , Signal (En i) 12) 13 } 14

LISTING 5.18 - DataFlow type definition using type function

where the problem are the holes in our definition, indicated by ???. Our intention for *arr* is to simply pass the synchronisation flags from our input to our output. Because the flags are of different types, we need two general functions, one with the type $En \ i \rightarrow En \ o$, and the other with type $En \ o \rightarrow En \ i$. There is, however, no way to create such polymorphic functions; remember that in our *mapDF* function we had to specify these conversion functions explicitly for every situation. A *solution* to our problem would lie in a situation where the *Arrow* type class does not have an *arr* method [45].

Reducing post hoc verification

Using the delay-annotated signals is one of the ways to reduce the verification burden associated with circuit design. Designers can no longer, *by accident*, compose signals that are improperly synchronized. The type system will enforce that the designer is very explicit how delay and feedback are managed in the presence of delay-annotated signals. Sadly, the *unsafeFromSignal* function, needed to connect unannotated signals, can be used to subvert the invariants of our delay annotation. As it is for any unsafe function in the Haskell library (e.g *unsafeCoerce :: a -> b*), *unsafeFromSignal* must hence be used judiciously.

As future work on this issue we are considering to add the *antiDelay* function to our set of functions that can manipulate delay annotation:

1 antiDelay :: Proxy $d \rightarrow DSignal \ n \ a \rightarrow DSignal \ (n - d) \ a$

which brings values from *the future* into the *now*. The *antiDelay* function would allow us to implement functions with the type signature:

1 f	::	DSignal	(n - 1)	$a \rightarrow$	DSignal	$n a \rightarrow$	DSignal	(<i>n</i>	- 1)	а
-----	----	---------	---------	-----------------	---------	-------------------	---------	------------	------	---

that actually use their second argument (that is, they do not solely operate combinationally on the first argument). With the combinators that we have now (without *antiDelay*) the delay of the result of a function is always *at least* equal to the largest delay of the function's arguments.

Additionally, the *antiDelay* function would, once again, allow us to implement feedback in terms of value recursion:

instead of using an explicit combinator for feedback (fb).

At this moment in time we do not include *antiDelay* it in our set of combinators for two reasons:

- » We are unsure of having delay-annotated signals in combination delay operators that work in opposite directions is, in practice, any safer than having unannotated signals. For example, our feedback combinator (fb) allowed us to enforce that feedback loops always have a delay of at least 1.
- » We assume *antiDelay* does not allow us to specify anti-causual behaviour because we use natural numbers to specify delays:
 - The earliest *now*, the result of *antiDelay*, is a signal with zero delay.
 - This means that the *future*, the argument of *antiDelay*, is a signal with a positive delay, which can only be created using the *delay* function.
 - The circuit is hence realisable, where *antiDelay* is simply represented by a wire.

We have, however, not fully verified this assumption.

6 Conclusions

The goal of this thesis is to *further improve the productivity of circuit designers*. We have discussed that there are no good indicators that allow us to measure productivity quantitatively. So instead, we decided to look qualitatively at hardware description languages. We identified four aspects of a hardware description language that improve productivity:

- » The ability to abstract common (repetitive) patterns.
- » To be able to express behaviour idiomatically.
- » To support correct-by-construction design methods.
- » To support a straightforward cost model.

In this thesis we chose to explore the functional programming paradigm for the purpose of circuit description, in particular higher-order functional languages. Because of the close semantic match between pure functions and combinational circuit logic, functional languages allow us to describe highly parallel combinational logic idiomatically. Higher-order functions are a powerful abstraction mechanism that can capture many design patterns. We therefore set out to determine how well functional languages score in the other qualitative measures to improve productivity. This gave rise to the following research questions:

- » How can functional languages be used to express both combinational *and* sequential circuits idiomatically?
- » How can we support correct-by-construction design methodologies using a functional language?
- » How can we use the high-level abstractions without losing on performance, and have a straightforward cost model?

The answers to those questions are given on the next page.

How can functional languages be used to express both combinational *and* sequential circuits idiomatically? Pure functions operating on algebraic data types are a very good model for the combinational logic in circuits because they are semantically very close. Both concepts map to, can be mapped from, the mathematical concept of a function directly. In chapter 3 we saw that pattern matching is a very convenient language feature to express both selection (or choice) and projection. Chapter 3 also shows the very direct mapping of these two concepts in combinational circuit logic in the form of multiplexers for selection, and splitting up bundles of wires for projection. We model synchronous sequential circuits as functions operating on infinite streams of samples, where every sample corresponds to the stable value of the signal during one clock cycle. Simple synchronous circuits are specified in terms of memory primitives, and mapping functions representing combinational circuits over our streams. For more complex sequential circuits designs, we describe solely the combinational part of a Mealy machine, and use a combinator to add the memory element and feedback loop.

How can we use functional languages to support correct-by-construction design methodologies? This thesis demonstrates two features that enable correct-by-construction designs. In chapter 5 we show that higher-order functions, and advanced type annotations, give us compositions of circuits that respect certain invariants. We use higher-order functions to compose circuits with back-pressure as their synchronisation mechanism and guarantee that the synchronisations ports are always correctly connected. We use advanced type annotations to only allow compositions of circuits in such a way that all their arguments have the expected amount of accumulated cycle delay. Additionally, by encoding the clock domains in the type of signals, clock domain crossings are always explicit.

Another aspect of correct-by-construction, is that the synthesis process is correct. This thesis shows a term rewrite system (TRS) that has transformation rules that are proven to be semantic preserving. Additionally, high level abstractions without direct mapping to a circuit are guaranteed to be removed, in a meaning-preserving manner.

How can we use the high-level abstractions without losing on performance, and have straightforward cost model? By viewing a function description as a structural composition of a circuit, every function application is mapped to a component instantiation. The structural view ensures that all the implicit parallelism in the description, is mapped to a circuit with the same degree of parallelism. The size of a circuit is directly derivable from the number of applied functions. Registers are also never inferred, and are only placed where the circuit designer wants the register primitive. The circuit designer thus has direct control over gate propagation delay. From a synthesis point of view, it is thus important to preserve the original function hierarchy when removing abstractions. This is important because the circuit designer expects a very close correspondence between the function hierarchy and the component hierarchy.

6.1 Contributions

The main contributions of this thesis are:

- » A synthesisable model for combinational and sequential circuits in Haskell. Pure functions operating on algebraic data types describe combinational circuits, while functions operating on infinite streams of values describe sequential circuits. We limit the manipulations on streams to a set of convenient primitives which include: a memory element, mapping combinational functions over streams, and isomorphisms between signals of product types and products of signal types. This set of primitives is highly expressive, but still guarantees that it only leads to realisable sequential circuit descriptions. (Chapter 3)
- » A synthesis method that preserves the function hierarchy.

Our synthesis method uses a term rewrite system (TRS) that ensures that in the description after transformation: all bound variables, and all arguments, can be represented by a finite number of bits. Consequently, it performs both monomorphisation and defunctionalisation. It performs these operations in a typed context and preserves the original function hierarchy as much as possible. It also ensures that sharing is preserved where possible, meaning the circuit does not become larger than the designer intended. The transformations are proven to be meaning preserving, and we also prove that our TRS always finds a synthesisable normal form given only minor restrictions on the input expression. (Chapter 4)

The accompanying technical contribution is the implementation of the C λ aSH compiler, and the Haskell library for circuit design. The C λ aSH compiler allows us to synthesize ordinary Haskell functions to a circuit. In chapter 5 we have witnessed the merits of synthesising Haskell code directly, where we can now use the state monad [51] and lenses [37] to create imperative descriptions where such an approach is favourable.

6.2 **Recommendations**

In chapter 3 we introduced the *Signal* type for modelling sequential circuits. From personal communication with users of C λ aSH, we know that they understand the difference between combinational and sequential circuits, but still find the *Signal* type hard to understand. Not so much the *Signal* type in itself, but the combinators of the *Applicative* type class to map combinational circuits over *Signals*, and the fact that they cannot pattern-match on sum-types. On the short term, future work would lie in adding *idiom brackets* [42] to Haskell, so that we have a more convenient way to lift combinational circuits over *Signals*. With idiom brackets, instead of writing:

1 multiplyAndAdd <\$> x <*> y <*> acc

we could write:

1 (| multiplyAndAdd x y acc |)

On the longer term, future work would lie in integrating the *Signal* type in the language, and devising a synchronous semantics for this extended language, including a synchronous semantics for pattern matching.

The C λ aSH compiler can, at the moment, only unfold very rudimentary recursive functions. In order to amortize this deficiency, higher-order functions operating on vectors are currently marked as primitives, for which the compiler has special translation logic. In chapter 4 we discussed that there is a tension between unrolling recursive functions, and preserving the function hierarchy. Not only do we have to inline the recursive function itself, but also functions whose result is used in the subject of the case-decompositions guarding the recursive call. Future work hence lies in finding metrics that determine whether a function should be inlined for the purpose of unrolling bounded recursive descriptions.

In chapter 5 we used type-level functions to reason about the correct delay synchronisation of signals. The feedback combinator enforced that the circuit it was adding a feedback arc to, would have at least 1 cycle of delay. It would be interesting to investigate what other kinds of correct-by-construction invariants we can encode at the type level that are useful in the context of circuit design.

In conclusion, we have seen how to effectively describe circuits in Haskell, how Haskell's high-level features improve the productivity of circuit designers, and how we can map these descriptions to efficient circuits.



First Class Patterns in Kansas Lava

```
<sup>1</sup> module Language.KansasLava.Patterns where
   import Language.KansasLava
 4
 5 -- Heterogeneous Lists
 6
  data a : as = a : as
  data Nil
                  = Nil
 7
  -- Pattern: bound variable + parent match asserted
 9
  type Pattern w a = Signal \ a \rightarrow Signal \ Bool \rightarrow (w, Signal \ Bool)
10
11
12 –– Variable pattern
<sup>13</sup> pvar :: Rep a \Rightarrow Pattern (Signal (Enabled a) :. Nil) a
<sup>14</sup> pvar = \lambda w en \rightarrow (packEnabled en w :. Nil, high)
15
  -- Constant pattern
16
_{17} pcnst :: (Rep a, Eq a) \Rightarrow a \rightarrow Pattern Nil a
  pcnst c = \lambda w_{\perp} \rightarrow (Nil, w_{\perp} = ..., pureS_c)
18
19
  -- Wildcard pattern
20
21 pwild :: Pattern Nil a
  pwild = \lambda w \longrightarrow (Nil, high)
22
23
  -- Alternative : Pattern + Expression
24
   (==\Rightarrow) :: Pattern w a \rightarrow (w \rightarrow Signal b)
25
            \rightarrow Signal a \rightarrow (Signal b, Signal Bool)
26
_{27} pat ==\Rightarrow f = \lambda w \rightarrow  let (ws,en) = pat w high
                                  r
                                            = f ws
28
                            in (r,en)
29
```

-- Pattern matching 31 $mATCH :: Rep \ b \Rightarrow Signal \ a \rightarrow [Signal \ a \rightarrow (Signal \ b, Signal \ Bool)]$ 32 \rightarrow Signal b 33 = error "empty case" mATCH [] 34 = fst (f r)mATCH r [f] 35 mATCHr(f:ps) = let (e,en) = f r36 mux en ((mATCH r ps),e) in 37

LISTING A.1 - Language.KansasLava.Patterns

```
module Language.KansasLava.Patterns .Maybe where
 1
 2
   import Language.KansasLava
 3
   import Language.KansasLava. Patterns
 4
   import Data. Default
 5
 6
   -- Given:
7
   -- data Maybe a = Just a \mid Nothing
 8
   -- The following encoding is derived :
10
   -- Deconstructors :
11
   deJust :: Rep a \Rightarrow Signal (Maybe a) \rightarrow (Signal U1, Signal a)
12
   deJust = unpack. bitwise
13
14
   deNothing :: Rep a \Rightarrow Signal (Maybe a) \rightarrow Signal U1
15
   deNothing = fst . unpack . bitwise
16
17
   -- Patterns :
18
   pJust :: Rep a \Rightarrow Pattern w a \rightarrow Pattern w (Maybe a)
19
   pJust \ p = \lambda w \ en \rightarrow let \ (con, var) = deJust \ w
20
                                 (ws,enVar) = p \ var \ enAll
21
                                 enCon
                                              = (con .==. pureS 0)
22
                                 enPat
                                              = and 2 enCon enVar
23
                                 enAll
                                              = and 2 en Pat en
24
                            in (ws,enPat)
25
2.6
   pNothing :: Rep a \Rightarrow Pattern Nil (MaybeP a)
27
   pNothing = \lambda w \rightarrow \text{let con} = \text{deNothing } w
28
                                (Nil, con .==. pureS 1)
                           in
29
```

LISTING A.2 - Constructors and Patterns for the Maybe data type

APPENDIX A – FIRST CLASS PATTERNS IN KANSAS LAVA

```
-- Signal / Tuple conversion
                  :: Signal (a,b) \rightarrow (Signal \ a, Signal \ b)
  unpack
  -- Convert by bit - representation
 5
                  :: (Rep \ a, Rep \ b, W \ a \sim W \ b) \Rightarrow Signal a \rightarrow Signal b
   bitwise
 6
  -- Create a Signal from a constant
 7
                  :: Rep a \Rightarrow a \rightarrow Signal a
  pureS
9
  -- Combine data and a Boolean into an enabled Signal
10
                     :: Signal Bool \rightarrow Signal a \rightarrow Signal (Enabled a)
11 packEnabled
12 -- Assert that ordinary signals are always valid
                       :: Signal a \rightarrow Signal (Enabled a)
  enableS
13
   -- Register that only updates it contents when the input is valid
14
    registerEnabled :: Rep a \Rightarrow a \rightarrow Signal (Enabled a) \rightarrow Signal a
15
16
   -- Lifted Boolean equality
17
   (.==.) :: (Rep a, Eq a) \Rightarrow Signal a \rightarrow Signal a \rightarrow Signal Bool
18
   -- Always 'True'
19
            :: Signal Bool
  high
20
   -- Always 'False'
21
   low
            :: Signal Bool
2.2
   -- Lifted Boolean conjunction
23
            :: Signal Bool \rightarrow Signal Bool \rightarrow Signal Bool
   and2
   -- Multiplex two signals based on the first argument
25
            :: Rep a \Rightarrow Signal Bool \rightarrow (Signal a, Signal a) \rightarrow Signal a
  тих
26
```

LISTING A.3 -	Language.	KansasLava	(Simplified)
1011110111.9	Dungunge	i tullouollu vu	(ompinica)

B

Synchronisation Primitive

```
unsafeSynchroniser
      :: SClock clk1 - - \wedge 'Clock' of the incoming signal
     \rightarrow SClock clk2 -- ^{\circ} Clock' of the outgoing signal
     \rightarrow CSignal clk1 a
     \rightarrow CSignal clk2 a
   unsafeSynchroniser (SClock \_ clk1) (SClock \_ clk2) s = s'
6
     where
7
              = fromInteger ( snatToInteger clk1)
       t1
8
       t2
              = fromInteger ( snatToInteger clk 2)
9
       s' \mid t1 < t2 = compress
                                        t2 t1 s
10
             t1 > t2
                         = oversample t1 t2 s
11
           | otherwise = same s
12
13
  same :: CSignal clk1 a \rightarrow CSignal clk2 a
14
  same (CSignal s) = CSignal s
15
16
   oversample :: Int \rightarrow Int \rightarrow CSignal clk1 a \rightarrow CSignal clk2 a
17
   oversample high low (CSignal (s :- ss)) = CSignal (s :- oversampleS)
18
       (reverse (repSchedule high low)) ss)
19
   oversampleS :: [Int] \rightarrow Signal a \rightarrow Signal a
20
   oversampleS sched = oversample' sched
21
     where
22
       oversample' []
                             S
                                     = oversampleS sched s
23
       oversample' (d:ds) (s:-ss) = prefixN d s (oversample' ds ss)
24
25
       prefixN 0 \_ s = s
26
       prefixN n x s = x :- prefixN (n-1) x s
27
28
29
30
```

```
compress :: Int \rightarrow Int \rightarrow CSignal clk1 a \rightarrow CSignal clk2 a
31
   compress high low (CSignal s) = CSignal (compressS (repSchedule high
32
       low) s)
33
   compress S:: [Int] \rightarrow Signal a \rightarrow Signal a
34
   compressS sched = compress' sched
35
     where
36
       compress' []
                                     = compressS sched s
                         S
37
       compress' (d:ds) ss@(s:-_) = s:- compress' ds (dropS \ d \ ss)
38
39
       dropS 0 s
                          = s
40
       dropS n (\_ :- ss) = dropS (n-1) ss
41
42
   repSchedule :: Int \rightarrow Int \rightarrow [Int]
43
   repSchedule high low = take low $ repSchedule' low high 1
44
     where
45
       repSchedule' cnt th rep
46
           cnt 
47
           otherwise = rep : repSchedule' (cnt + low) (th + high) 1
48
```

LISTING B.1 - unsafeSynchroniser

System FC

This appendix gives an overview of the System FC grammar, its typing rules, its operational semantics, and the proofs for type preservation and progress of the operational semantics. The presented System FC is a small extension of the System FC presented in [69]. Parts of this appendix are thus *verbatim* copies of [69]. Our extensions will be clearly marked.

C.1 Grammar

This section gives an overview of the System FC grammar. Our extensions to the language are: recursive let-expressions, primitive operations, projections, and default patterns for case-decompositions.

Η	::= 	(\rightarrow) * T K	Type constants Arrow Type/Kind Type constructor Promoted data constructor
W	::= 	a F H	Type-level names Type variables Type functions Type constants
σ, τ, κ	::= 	$w \\ \forall a : \kappa.\tau \\ \forall c : \phi.\tau \\ \tau_1 \tau_2 \\ \tau \rhd \gamma \\ \tau \gamma$	Types and Kinds Names Polymorphic types Coercion abstr. type Type/kind application Casting Coercion application
ϕ	::=	$\sigma \sim \tau$	Propositions (coercion kinds)

γ, η	::=		Coercions
		С	Variables
		$C \overline{\rho}$	Axiom application
		$\langle \tau \rangle$	Reflexivity
		$\mathbf{sym} \ \gamma$	Symmetry
		Y1 9 Y2	Transitivity
		$\forall_{\eta}(a_1,a_2,c).\gamma$	Type/kind abstraction congruence
		$\forall_{(\eta_1,\eta_2)}(c_1,c_2).\gamma$	Coercion abstraction congruence
		Y1 Y2	Type/kind application congruence
		$\gamma(\gamma_2,\gamma_2')$	Coercion application congruence
		$\gamma \triangleright \gamma'$	Coherence
		γ@γ'	Type/kind instantiation
		$\gamma @(\gamma_1, \gamma_2)$	Coercion instantiation
		$\mathbf{nth}^i \gamma$	$n^{\rm th}$ argument projection
		kind γ	Kind equality extraction
ρ	::=	$\tau \mid \gamma$	Type or coercion
e, u	::=		Expressions
		x	Variables
	Ì	$\lambda x : \tau.e$	Abstraction
	İ	$e_1 e_2$	Application
	Ì	$\Lambda a:\kappa.e$	Type/kind abstraction
	Ì	еτ	Type/kind application
		$\lambda c: \phi. e$	Coercion abstraction
		е ү	Coercion application
		$e \triangleright \gamma$	Casting
		Κ	Data constructors
		case <i>e</i> of $\overline{p \to u}$	Case decomposition
		$\mathbf{let}\ \overline{x:\sigma=e}\ \mathbf{in}\ u$	Recursion let-expression
		\otimes	Primitive operation
		$\pi_i^k e$	Constructor field projection
p	::=		Patterns
I		$K \Delta \overline{x : \tau}$	Constructor pattern
	İ	_	Default pattern
Δ	::=		Telescopes
-		Ø	Empty
		$\Delta, a:\kappa$	Type variable binding
		$\Delta, c: \phi$	Coercions variable binding
	I	=, • • •	_ services , and one officing

C.2 Type system

A context Γ is a list of assumptions for term variables (*x*), primitives (\otimes), type variables/data types/data constructors (*w*), coercion variables (*c*), and coercion

Appendix C – System FC

axioms (C).

 $\Gamma ::= \emptyset \mid \Gamma, x : \tau \mid \Gamma, \otimes : \tau \mid \Gamma, w : \kappa \mid \Gamma, c : \phi \mid \Gamma, C : \forall \Delta.\phi$

These rules ensure that all assumptions in the context are well formed and unique (indicated by #). They additionally constrain the form of the kinds of data types, and the types of data constructors. Our addition is a well-formedness check on the types of primitives (GWF_PRIM).

The next rules ensure correct kinding of types. There are no additions to these rules.

 $\Gamma \vdash_{\mathsf{ty}} \tau : \kappa |$ Type/Kind formation

$$K_{VAR} \xrightarrow{\vdash_{wf} \Gamma} w : \kappa \in \Gamma \\ \overline{\Gamma \vdash_{ty} w} : \kappa \\ K_{ARROW} \xrightarrow{\vdash_{wf} \Gamma} \overline{\Gamma \vdash_{ty} (\neg)} : \star \rightarrow \star \rightarrow \star \\ K_{ALLT} \xrightarrow{\overline{\Gamma}, a : \kappa \vdash_{ty} \tau : \star \Gamma \vdash_{ty} \kappa : \star}{\overline{\Gamma \vdash_{ty} \forall a : \kappa. \tau : \star}} \\ K_{APP} \xrightarrow{\overline{\Gamma \vdash_{ty} \tau_{1} : \kappa_{1} \rightarrow \kappa_{2}} \Gamma \vdash_{ty} \tau_{2} : \kappa_{1}}{\overline{\Gamma \vdash_{ty} \tau_{1} : \tau_{2} : \kappa_{2}}} \\ K_{APP} \xrightarrow{\overline{\Gamma \vdash_{ty} \tau_{1} : \forall a : \kappa_{1} \rightarrow \kappa_{2}} \Gamma \vdash_{ty} \tau_{2} : \kappa_{1}}{\overline{\Gamma \vdash_{ty} \tau_{1} : \tau_{2} : \kappa_{2}}}$$

$$K_STATEINSTAR \frac{\vdash_{wf} \Gamma}{\Gamma \vdash_{ty} \star : \star} \qquad K_ALLC \frac{\Gamma, \ c: \phi \vdash_{ty} \tau : \star \quad \Gamma \vdash_{pr} \phi \text{ ok}}{\Gamma \vdash_{ty} \forall a: \kappa. \tau : \star}$$
$$K_CAST \frac{\Gamma \vdash_{ty} \tau : \kappa_{1} \quad \Gamma \vdash_{co} \eta : \kappa_{1} \sim \kappa_{2} \quad \Gamma \vdash_{ty} \kappa_{2} : \star}{\tau \triangleright \eta : \kappa_{2}}$$

The rule ensures correct formation of propositions.

 $\Gamma \vdash_{pr} \phi \text{ ok}$ Proposition validity

$$\frac{\Gamma \vdash_{ty} \sigma_{1} : \kappa_{1}}{\Gamma \vdash_{ty} \sigma_{2} : \kappa_{2}}$$
Prop_Equality
$$\frac{\Gamma \vdash_{pr} \sigma_{1} \sim \sigma_{2} \text{ ok}}{\Gamma \vdash_{pr} \sigma_{1} \sim \sigma_{2} \text{ ok}}$$

Next follow the rules for coercions; again, there are no additions.

 $\Gamma \vdash_{co} \gamma : \phi$ Coercion typing

$$CT_COH} \frac{\Gamma \vdash_{co} y : \tau_{1} \sim \tau_{2} \qquad \Gamma \vdash_{ty} \tau_{1} \triangleright y' : \kappa}{\Gamma \vdash_{co} y \triangleright y' : \tau_{1} \triangleright y' \sim \tau_{2}}$$

$$CT_VAR} \frac{c : \phi \in \Gamma \qquad \vdash_{wf} \Gamma}{\Gamma \vdash_{co} c : \phi}$$

$$CT_AXIOM} \frac{C : \forall \Delta. (\tau_{1} \sim \tau_{2}) \in \Gamma \qquad \Gamma \vdash_{tel} \overline{\rho} \leftarrow \Delta}{\Gamma \vdash_{co} C \overline{\rho} : \tau_{1} [\overline{\rho} / \Delta] \sim \tau_{2} [\overline{\rho} / \Delta]}$$

$$CT_AXIOM} \frac{C : \forall \Delta. (\tau_{1} \sim \tau_{2}) \in \Gamma \qquad \Gamma \vdash_{tel} \overline{\rho} \leftarrow \Delta}{\Gamma \vdash_{co} C \overline{\rho} : \tau_{1} [\overline{\rho} / \Delta] \sim \tau_{2} [\overline{\rho} / \Delta]}$$

$$CT_AXIOM} \frac{\Gamma \vdash_{co} \gamma : H \overline{\rho} \sim H \overline{\rho'}}{\Gamma \vdash_{co} nth^{i} y : \tau \sim \tau'}$$

$$CT_NTHTA \frac{\Gamma \vdash_{co} \gamma_{1} : (\forall a_{1} : \kappa_{1}.\tau_{1}) \sim (\forall a_{2} : \kappa_{2}.\tau_{2})}{\Gamma \vdash_{co} nth^{i} y_{1} : \kappa_{1} \sim \kappa_{2}}$$

$$CT_INTT} \frac{\Gamma \vdash_{ty} \sigma_{1} : (\forall a_{1} : \kappa_{1}.\tau_{1}) \sim (\forall a_{2} : \kappa_{2}.\tau_{2})}{\Gamma \vdash_{co} \gamma_{1} (\varphi_{1} : \kappa_{1}.\tau_{1}) \sim (\forall a_{2} : \kappa_{2}.\tau_{2})}$$

$$CT_INTT} \frac{\Gamma \vdash_{ty} \sigma_{1} : \kappa_{1} \qquad \Gamma \vdash_{ty} \sigma_{2} : \kappa_{2}}{\Gamma \vdash_{co} \gamma_{1} (\varphi_{1} : \kappa_{1} \sim \kappa_{2}.\tau) \sim (\forall c' : \kappa_{1}' \sim \kappa_{2}'.\tau')}{\Gamma \vdash_{co} nth^{1} y : \kappa_{1} \sim \kappa_{1}'}$$

$$CT_INTHCA \frac{\Gamma \vdash_{co} y : (\forall c : \kappa_{1} \sim \kappa_{2}.\tau) \sim (\forall c' : \kappa_{1}' \sim \kappa_{2}'.\tau')}{\Gamma \vdash_{co} nth^{2} y : \kappa_{2} \sim \kappa_{2}'}$$

$$CT_INTH2CA \frac{\Gamma \vdash_{co} y : (\forall c : \kappa_{1} \sim \kappa_{2}.\tau) \sim (\forall c' : \kappa_{1}' \sim \kappa_{2}'.\tau')}{\Gamma \vdash_{co} \gamma : (\forall c_{1} : \phi_{1}.\tau_{1}) \sim (\forall c_{2} : \phi_{2}.\tau_{2})}{\Gamma \vdash_{co} \gamma (\varphi_{1} : \phi_{1}.\tau_{1}) \sim (\forall c_{2} : \phi_{2}.\tau_{2})}}$$

$$CT_INTTC \frac{\Gamma \vdash_{co} \gamma : (\forall c_{1} : \phi_{1}.\tau_{1}) \sim (\forall c_{2} : \phi_{2}.\tau_{2})}{\Gamma \vdash_{co} \gamma (\varphi_{1} : \phi_{1}.\tau_{1}) \sim (\forall c_{2} : \phi_{2}.\tau_{2})}}{\Gamma \vdash_{co} \gamma (\varphi_{1} : \phi_{1} : \kappa_{1} \qquad \Gamma \vdash_{ty} \tau_{2} : \kappa_{2}}}$$

The definitions for the erasure operation, $|\gamma|$, and the telescope argument validity judgement, $\Gamma \vdash_{\text{tel}} \overline{\rho} \Leftarrow \Delta$, can be found in [69].

The next set of rules determine whether an expressions is correctly typed. Our additions are the typing rules for let-expressions (T_LetRec), primitives (T_PRIM), projections (T_PROJ), and default patterns for case-decompositions (T_ALTDEF).

181

C.2 – Type system

$$T_{-}VaR \xrightarrow{\vdash_{wf} \Gamma \quad x:\tau \in \Gamma} T_{-him} x:\tau \qquad T_{-ABS} \frac{\Gamma, x:\tau_{1} \vdash_{tm} e:\tau_{2}}{\Gamma \vdash_{tm} \lambda x:\tau.e:\tau_{1} \to \tau_{2}}$$

$$T_{-}APP \xrightarrow{\prod_{i=1}^{r} \Gamma \vdash_{tm} e:\tau_{1} \to \tau_{2} \qquad \Gamma \vdash_{tm} u:\tau_{1}}{\Gamma \vdash_{tm} eu:\tau_{2}}$$

$$T_{-}CABS \xrightarrow{\prod_{i=1}^{r} \Gamma \vdash_{tm} him e:\tau_{i} \qquad \Gamma \vdash_{tm} einer times$$

 $\Gamma \vdash_{\text{alt}} p \rightarrow e : \sigma \rightarrow \tau$ Alternative typing $\Gamma_{\text{ALTDEF}} = \frac{\Gamma \vdash_{\text{tm}} e : \tau \quad \Gamma \vdash_{\text{ty}} \tau : \star \quad \Gamma \vdash_{\text{ty}} \sigma : \star}{\Gamma \vdash_{\text{alt}} \rightarrow e : \sigma \rightarrow \tau}$

$$\Gamma \vdash_{\text{ty}} \tau : \star \\ K : \forall \overline{a} : \overline{\kappa} . \forall \Delta. \overline{\sigma} \to (T\overline{a}) \in \Gamma \\ \frac{\Delta' = \Delta[\overline{\tau'/a}]}{\overline{\sigma'} = \sigma[\overline{\tau'/a}]} \\ \Gamma, \Delta', \overline{x} : \overline{\sigma'} \vdash_{\text{tm}} u : \tau \\ \Gamma \vdash_{\text{alt}} K \Delta' \overline{x} : \overline{\sigma'} \to u : T \overline{\tau'} \to \tau \end{cases}$$

 $\Gamma \vdash_{\text{bind}} x : \sigma \leftarrow e$ Binding typing

$$T_BIND \frac{\Gamma \vdash_{tm} e : \sigma}{\Gamma \vdash_{bind} x : \sigma \leftarrow e}$$

C.3 Operational semantics

To support recursion of let-expressions, we use an extra context Σ_{let} that keeps track of the bindings in the recursive group. Our additions are those step reduction rules involving let-expressions, primitives, and projections.

$$\begin{split} \underline{\Sigma_{\text{let}}: e \longrightarrow e'} & \text{Step reduction, parametrised by top-level context } \Gamma \\ \overline{\Sigma_{\text{let}}::= \emptyset \mid \Sigma_{\text{let}}, x \mapsto e} \\ & \text{S_BETA} \frac{}{\Sigma_{\text{let}}: (\lambda x : \tau. e) e' \longrightarrow e[e'/x]} & \text{S_EAPP} \frac{\Sigma_{\text{let}}: e_1 \longrightarrow e'_1}{\Sigma_{\text{let}}: e_1 e_2 \longrightarrow e'_1 e_2} \\ & \text{S_PUSH} \frac{}{\Sigma_{\text{let}}: (\nu \rhd \gamma) e \longrightarrow (v (e \rhd \text{sym}(\text{nth}^1 \gamma)) \rhd \text{nth}^2 \gamma)} \\ & \text{S_TBETA} \frac{}{\Sigma_{\text{let}}: (\Lambda a : \kappa. e) \tau \longrightarrow e[\tau/a]} & \text{S_TAPP} \frac{\Sigma_{\text{let}}: e_1 \longrightarrow e'_1}{\Sigma_{\text{let}}: e_1 \sigma \longrightarrow e'_1 \sigma} \\ & \text{S_TBETA} \frac{}{\Sigma_{\text{let}}: (\Lambda a : \kappa. e) \tau \longrightarrow e[\tau/a]} & \text{S_TAPP} \frac{\Sigma_{\text{let}}: e_1 \longrightarrow e'_1}{\Sigma_{\text{let}}: e_1 \sigma \longrightarrow e'_1 \sigma} \\ & \text{S_TBETA} \frac{}{\Sigma_{\text{let}}: (\Delta c : \sigma_1 \sim \sigma_2. e) \gamma \longrightarrow e[\tau/c]} & \text{S_CAPP} \frac{\Sigma_{\text{let}}: e_1 \longrightarrow e'_1}{\Sigma_{\text{let}}: e_1 \gamma \longrightarrow e'_1 \gamma} \\ & \text{S_CBETA} \frac{}{\Sigma_{\text{let}}: (\lambda c : \sigma_1 \sim \sigma_2. e) \gamma \longrightarrow e[\gamma/c]} & \text{S_CAPP} \frac{}{\Sigma_{\text{let}}: e_1 \gamma \longrightarrow e'_1 \gamma} \\ & \text{S_CPUSH} \frac{}{\Sigma_{\text{let}}: (\nu \rhd \gamma) \tau \longrightarrow (v \tau') \rhd \gamma e'_1 \gamma' \gamma} \\ & \text{S_CPUSH} \frac{}{\Sigma_{\text{let}}: (v \rhd \gamma) \gamma' \longrightarrow (v \gamma'') \rhd \gamma e'_1 \gamma' \gamma} \\ & \text{S_CPUSH} \frac{}{\Sigma_{\text{let}}: (v \rhd \gamma) \gamma' \longrightarrow (v \gamma'') \rhd \gamma e'_1 \gamma' \gamma} \\ & \text{S_CPUSH} \frac{}{\Sigma_{\text{let}}: (v \rhd \gamma) \gamma' \longrightarrow (v \gamma'') \rhd \gamma e'_1 \gamma' \gamma} \\ & \text{S_CPUSH} \frac{}{\Sigma_{\text{let}}: (v \rhd \gamma) \gamma' \longrightarrow (v \gamma'') \rhd \gamma e'_1 \gamma' \gamma' \gamma' \gamma')} \\ \end{array}$$

S_Сомв- Σ_{let} ; $(\nu \triangleright \gamma_1) \triangleright \gamma_2 \longrightarrow \nu \triangleright (\gamma_1 \circ \gamma_2)$ $S_COERCE \frac{\sum_{let}; e \longrightarrow e'}{\sum_{lot}; e \triangleright \gamma \longrightarrow e' \triangleright \gamma}$ $K_i \ \Delta_i \ \overline{x_i : \sigma_i} \to u_i \in \overline{p \to u}$ $\Sigma_{\text{let}}; \mathbf{case} \ K_i \ \overline{\tau} \ \overline{\rho} \ \overline{e} \ \mathbf{of} \ \overline{p \to u} \longrightarrow u_i [\overline{e}/\overline{x_i}] [\overline{\rho}/\Delta_i]$ S_CASEMATCH- $S_{\text{CASEDEF}} \underbrace{\underline{\quad} \rightarrow u_i \in \overline{p \rightarrow u} \quad \text{No other matches}}_{\sum_{\text{let}}; \text{ case } K_i \ \overline{\tau} \ \overline{\rho} \ \overline{e} \ \text{of } \overline{p \rightarrow u} \longrightarrow u_i}$ S_CASE $\Sigma_{\text{let}}; e \longrightarrow e'$ $\Sigma_{\text{let}}; \text{case } e \text{ of } \overline{p \rightarrow u} \longrightarrow \text{case } e' \text{ of } \overline{p \rightarrow u}$ $K: \forall \overline{a:\kappa}. \forall \Delta. \overline{\sigma} \to (T \overline{a}) \in \Gamma$ $\Psi = \text{extend}(\text{context}(\gamma); \overline{\rho}; \Delta)$ $\overline{\tau'} = \Psi_2(\overline{a})$ $\overline{\rho}' = \Psi_2(\operatorname{dom} \Delta)$ for each $e_i \in \overline{e}$ $e'_i = e_i \triangleright \Psi(\sigma_i)$ $\frac{c_i - c_i \lor 1}{\Sigma_{\text{let}}; \text{case}\left(K_i \ \overline{\tau} \ \overline{\rho} \ \overline{e}\right) \vartriangleright \gamma \text{ of } \overline{p \to u} \longrightarrow \text{case } K_i \ \overline{\tau'} \ \overline{\rho'} \ \overline{e'} \text{ of } \overline{p \to u}}$ S_ProjKPush- $S_{VAR} \frac{\sum_{let}(x) = e}{\sum_{let} : x \longrightarrow e}$ S_LETREC $\Sigma_{\text{let}}, \overline{x \mapsto e}; u \longrightarrow u'$ $\Sigma_{\text{let}}; \text{let } \overline{x : \sigma = e} \text{ in } u \longrightarrow \text{let } \overline{x : \sigma = e} \text{ in } u'$ S_LetApp- Σ_{let} ; (let $\overline{x : \sigma = e}$ in u) $e' \longrightarrow \text{let } \overline{x : \sigma = e}$ in (u e')S_LetTApp- Σ_{let} ; (let $\overline{x : \sigma = e}$ in u) $\tau \longrightarrow$ let $\overline{x : \sigma = e}$ in $(u \tau)$ S_LetCApp — Σ_{let} ; (let $\overline{x : \sigma = e}$ in u) $\gamma \longrightarrow \text{let } \overline{x : \sigma = e}$ in $(u \gamma)$ S_LetCast- Σ_{let} ; (let $\overline{x:\sigma=e}$ in u) $\triangleright \gamma \longrightarrow$ let $\overline{x:\sigma=e}$ in $(u \triangleright \gamma)$ S_LETFLAT- Σ_{let} ; let $\overline{x:\sigma=e}$ in (let $\overline{x':\sigma'=e'}$ in u) \longrightarrow let $\overline{x:\sigma=e}, \overline{x':\sigma'=e'}$ in uS_LETCASE- Σ_{let} ; case (let $\overline{x:\sigma=e}$ in u) of $\overline{p \to u'} \longrightarrow$ let $\overline{x:\sigma} = \overline{e}$ in (case *u* of $\overline{p \to u'}$) S_PRIMLET- Σ_{let} ; \otimes (let $\overline{x : \sigma = e}$ in u) \longrightarrow let $\overline{x : \sigma = e}$ in ($\otimes u$)

$$S_{PRIMCAST} \frac{\Gamma \vdash_{co} \gamma : T \sim T}{\Sigma_{let}; \otimes \overline{v} (v' \triangleright \gamma) \longrightarrow \otimes \overline{v} v'} \qquad S_{PRIM} \frac{\Sigma_{let}; \overline{e} \longrightarrow \overline{e'}}{\Sigma_{st}; \otimes \overline{e} \longrightarrow \otimes \overline{e'}}$$

$$S_{PRIMDELTA} \frac{\otimes \overline{v} \longrightarrow \delta}{\Sigma_{st}; \otimes \overline{v} \longrightarrow v'} \qquad S_{PROJ} \frac{\Sigma_{let}; e \longrightarrow e'}{\Sigma_{let}; \pi_i^k e \longrightarrow \pi_i^k e'}$$

$$K : \forall \overline{a} : \overline{\kappa} . \forall \Delta . \overline{\sigma} \rightarrow (T \overline{a}) \in \Gamma$$

$$\Psi = \text{extend}(\text{context}(\gamma); \overline{\rho}; \Delta)$$

$$\overline{\tau'} = \Psi_2(\overline{a})$$

$$\overline{\rho'} = \Psi_2(dom \Delta)$$
for each $e_i \in \overline{e}$

$$e'_i = e_i \triangleright \Psi(\sigma_i)$$

$$S_{PROJKPUSH} \frac{e'_i = e_i \triangleright \Psi(\sigma_i)}{\Sigma_{st}; \pi_i^k (K \overline{\tau} \overline{\rho} \overline{e} \triangleright \gamma) \longrightarrow \pi_i^k (K \overline{\tau'} \overline{\rho'} \overline{e'})}$$

$$S_{PROJLET} \overline{\Sigma_{let}; \pi_i^k (\text{let } \overline{x} : \overline{\sigma} = \overline{e} \text{ in } v) \longrightarrow \text{let } \overline{x} : \overline{\sigma} = \overline{e} \text{ in } (\pi_i^k v)}$$

$$S_{PROJMATCH} \frac{K_k \Delta_k \overline{x} : \overline{\sigma} \rightarrow x_i}{\Sigma_{let}; \pi_i^k (K_k \overline{\tau} \overline{\rho} \overline{e}) \longrightarrow e_i[\overline{\rho}/\Delta_k]}$$

C.4 Metatheory

This section contains the proofs that our step reduction rules preserve typing, and that an evaluator following our step reduction rules never gets stuck.

C.4.1 Preservation

Theorem: C.4.1 (Preservation). If $\Gamma \vdash_{tm} e : \tau$ and $\Sigma_{let}; e \longrightarrow e'$ then $\Gamma \vdash_{tm} e' : \tau$

Proof. The proof for the original parts of System FC can be found in [69], we will only present the additional cases needed by our extensions.

» Case S_LETAPP. By inversion of the typing rules we have:

$$-\Gamma \vdash_{\mathrm{tm}} \mathbf{let} \ \overline{x:\sigma = e} \ \mathbf{in} \ u : \sigma \to \tau$$
$$-\Gamma, \overline{x:\sigma} \vdash_{\mathrm{tm}} u : \sigma \to \tau$$

 $- \Gamma \vdash_{\mathsf{tm}} e' : \sigma$

We can show:

- $\Gamma, \overline{x:\sigma} \vdash_{\mathrm{tm}} u e' : \tau, \text{ by T_App.}$
- $\Gamma \vdash_{\text{tm}} \text{let } \overline{x : \sigma = e} \text{ in } (u e') : \tau, \text{ by } T_\text{LetRec.}$
- » The cases for S_LETTAPP, S_LETCAPP, and S_LETFLAT, are analogous to the above case.
- » Case S_LETCASE. By inversion we have:

185

C.4 – Metatheory

$$- \overline{\Gamma} \vdash_{\text{alt}} p_i \to u'_i : T \overline{\tau'} \to \tau$$
$$- \Gamma \vdash_{\text{tm}} \mathbf{let} \ \overline{x : \sigma = e} \ \mathbf{in} \ u : T \overline{\tau'}$$
$$- \Gamma, \overline{x : \sigma} \vdash_{\text{tm}} u : T \overline{\tau'}$$

We can show:

- $\Gamma, \overline{x:\sigma} \vdash_{\text{tm}} \mathbf{case} \ u \ \mathbf{of} \ \overline{p \to u'} : \tau, \text{ by T_CASE.}$
- $\Gamma \vdash_{\text{tm}} \text{let } \overline{x : \sigma = e} \text{ in } (\text{case } u \text{ of } \overline{p \to u'}) : \tau, \text{ by T_LETREC.}$
- » The cases for S_PROJKPUSH, S_PROJLET, and S_PROJMATCH are analogous to the cases: S_KPUSH, S_LETCASE, and S_CASEMATCH.
- » Case S_PRIMCAST. By inversion we have:
 - $\Gamma \vdash_{\mathrm{tm}} \otimes \overline{\nu} : T \to \tau$
 - $\Gamma \vdash_{\mathsf{tm}} (\nu' \rhd \gamma) : T$
 - $\Gamma \vdash_{\operatorname{tm}} \nu' : T$

We can show:

- $\Gamma \vdash_{\mathrm{tm}} \otimes \overline{\nu} \nu' : \tau$, by T_App.

- » Case S_PRIMLET. By inversion we have:
 - $\ \Gamma \vdash_{\mathsf{tm}} \otimes \ : \ T \to \tau$
 - $\Gamma \vdash_{\mathrm{tm}} \mathbf{let} \ \overline{x : \sigma = e} \ \mathbf{in} \ u \ : \ T$
 - $\Gamma, \overline{x:\sigma} \vdash_{\mathrm{tm}} u : T$

We can show:

- $\Gamma, \overline{x:\sigma} \vdash_{\mathrm{tm}} \otimes u : \tau, \text{ by T_App.}$
- $\Gamma \vdash_{\text{tm}} \text{let } \overline{x : \sigma = e} \text{ in } (\otimes u) : \tau, \text{ by T_LETREC.}$
- » Case S_VAR. By inversion we have:
 - $-x: \tau \in \Gamma.$
 - $\Gamma \vdash_{\text{bind}} x : \tau \leftarrow e.$
 - $\Gamma \vdash_{\mathsf{tm}} e \; : \; \tau.$
- » Case S_CASEDEF. By inversion we have:
 - $\Gamma \vdash_{\text{alt}} _ \rightarrow u_i : \sigma \rightarrow \tau$
 - $\Gamma \vdash_{\mathrm{tm}} u_i : \tau$
- » The remaining cases: S_LETREC, S_PROJ, S_PRIM, and S_PRIMDELTA, are all by induction.

C.4.2 PROGRESS

The progress theorem roughly states that if an expression is not a *value*, always one of the step-reduction rules applies so that an evaluator for expressions can make *progress*. Values, and their types, *value types*, are defined by the grammar:

We recapitulate the canonical forms lemma:

Lemma: 4.2.1 (Canonical forms). Say $\Sigma \vdash_{tm} v : \sigma$, where Σ is a closed context and v is a value. Then σ is a value type. Furthermore,

- 1. If $\sigma = \sigma_1 \rightarrow \sigma_2$ then v is $\lambda x : \sigma_1 . e \text{ or } K \overline{\tau} \overline{\rho} \overline{e} \text{ or } \otimes \overline{v}$.
- 2. If $\sigma = \forall a : \kappa . \sigma'$ then v is $\Lambda x : \kappa . e$ or $K \overline{\tau} \overline{\rho} \overline{e}$.
- 3. If $\sigma = \forall c : \phi.\sigma'$ then v is $\lambda c : \tau_1 \sim \tau_2.e$ or $K \overline{\tau} \overline{\rho} \overline{e}$.
- 4. If $\sigma = T \overline{\tau}$ then v is $K \overline{\tau} \overline{\rho} \overline{e}$ or $\otimes \overline{v}$.

The canonical forms lemma tells us that the shape of a value is determined by its type. Additionally, we can only make progress when we are working in a consistent context, which is defined by:

Definition C.1 (Consistency). A context Γ is consistent if ξ_1 and ξ_2 have the same head form whenever $\Gamma \vdash_{co} \gamma : \xi_1 \sim \xi_2$.

We can now recapitulate, and prove, our progress theorem:

Theorem: 4.2.1 (Progress). Assume a closed¹, consistent, context Γ . If $\Gamma \vdash_{\text{tm}} e_1 : \tau$ and e_1 is not a value v, a coerced value $v \triangleright \gamma$, or a let-abstracted version of either, then there exists an e_2 such that $\Sigma_{\text{let}}; e_1 \longrightarrow e_2$.

Proof. By induction on e_1 . Assume e_1 is not a value, coerced value, nor a let-ab-stracted version of either.

- » Case $e_1 = x$. Because we are operating in a closed context, x refers to a let-bound variable, and S_VAR applies.
- » Case $e_1 = e e'$. By induction, e is either a value v, a coerced value $v \triangleright \gamma$, a let-expression, or takes a step.
 - 1. In the first case, by canonical forms, v is either an abstraction (which beta reduces by S_BETA), a constructor application (which means that e_1 is a value), or a primitive application. When e is a primitive application, e' is either a value (which means that e_1 is a value), a coerced value, a let-expression, or e_1 takes a step by the primitive congruence rule (S_PRIM).

¹A context is closed if it does not contain any expression variable bindings.

- When e' is a coerced value ($v \triangleright \gamma$), by the well-formedness check, primitives only operate on unparametrised data types and γ is a witness of the syntactical equality $T \sim T$, and can be safely removed by (S_PRIMCAST).
- When e' is a let-expression, the let-binders are moved out of the application by PRIMLET.
- 2. In the second case, we have a coercion between a value type τ , and $\tau_1 \rightarrow \tau_2$. By consistency, then τ must be $\sigma_1 \rightarrow \sigma_2$ and the S_PUSH rule applies.
- 3. In the third case, the let propagation rule for applications, S_LETAPP, applies.
- 4. In the last case *e*₁ takes a step by the application congruence rule S_-EAPP.
- » Case $e_1 = e \tau$ and $e_1 = e \gamma$ are analogous to the previous case modulo primitives. By the well-formedness check, primitives are monomorphic.
- » Case $e_1 = e \triangleright \gamma$. By induction, either *e* is a value ν , a coerced value $\nu \triangleright \gamma$, a let-expression, or takes a step.
 - 1. In the first case, then e_1 is a coerced value.
 - 2. In the second case, $(v \triangleright \gamma') \triangleright \gamma$ steps to $v \triangleright (\gamma' \circ \gamma)$ by S_COMB.
 - 3. In the third case, the let propagation rule for casts, S_LETCAST, applies.
 - 4. In the last case, the congruence rule for casts, S_COERCE, applies.
- » Case $e_1 = \text{let } \overline{x : \tau = u}$ in *e*. By induction, *e* is either a value *v*, a coerced value $v \triangleright y$, a let-expression, or takes a step.
 - 1. In the first case, then e_1 is a let-abstracted value.
 - 2. In the second case, then e_1 is a let-abstracted coerced value.
 - 3. In the third case, the let-bindings are grouped into one let-expression by S_LETFLAT.
 - 4. In the last case, the congruence rule for let expressions, S_LETREC, applies.
- » Case $e_1 = case \ e \ of \ \overline{p \to u}$. By induction, either *e* is a value *v*, a coerced value $v \triangleright y$, a let-expression, or takes a step.
 - 1. In the first case, by canonical forms, v is either a constructor application and the case-decomposition reduces by S_CASEMATCH or S_CASEDEF, or v is a primitive application, and e reduces by the rule S_PRIMDELTA.
 - 2. In the second case, we have a coercion $\underline{\gamma}$ between a value type τ , and $T \overline{\sigma}$. By consistency, then τ must be $T \overline{\sigma'}$ and the KPUSH rule applies.
 - 3. In the third case, the let-bindings are moved out of the case-decomposition by S_LetCASE.
 - 4. In the last case, the congruence rule for case-decompositions, S_CASE, applies.

» Case $e_1 = \pi_i^k e$ is analogous to the previous case.

D

Preservation of the rewrite rules

This appendix proves that the rewrite rules of chapter 4 are type and semantics preserving.

D.1 Type preservation

For our proofs we will make use of the substitution lemma defined in [68]:

Lemma: D.1.1 (Term substitution). Say $\Gamma_1 \vdash_{tm} e' : \sigma'$. If $\Gamma_1, x : \sigma', \Gamma_2 \vdash_{tm} e : \sigma$, then $\Gamma_1, \Gamma_2 \vdash_{tm} e[x \mapsto e'] : \sigma$.

We need to show that the rewrite rules preserve the types of the expressions, and ensure that binders added to the global environment Γ are correctly typed. We state our type preservation theorem as follows:

Theorem: D.1.1 (Type preservation). *Given that for every expression binding in* Γ , $f_i : \sigma_i = e_i, \Gamma \vdash_{\text{tm}} e_i : \sigma_i$ holds. If $\Gamma \vdash_{\text{tm}} e : \tau$, and (Γ', e') are the new environment and the new expression after applying a rewrite rule to e, then $\Gamma' \vdash_{\text{tm}} e' : \tau$, and for every $f_i : \sigma_i = e_i$ in $\Gamma', \Gamma' \vdash_{\text{tm}} e_i : \sigma_i$ holds.

Proof. Many of the rewrite rules are a direct implementation of the operational semantics of System FC and are thus type preserving by theorem C.4.1, which is proven in the previous appendix.

We thus present the cases that are *not* a direct implementation of the operational semantics:

» Case CASETAPP. By inversion of the typing rules we have:

-
$$\Gamma \vdash_{\mathrm{tm}} \mathbf{case} \ e \ \mathbf{of} \ \overline{p \to u} \ : \ \forall a : \kappa.\tau$$

 $- \overline{\Gamma \vdash_{\text{alt}} p_i \rightarrow u_i : T \overline{\tau'} \rightarrow \forall a : \kappa.\tau}$

$$- \frac{\Gamma, \Delta', \overline{x : \sigma'}}{\Gamma \vdash_{\text{ty}} \sigma : \kappa} \vdash_{\text{tm}} u_i : \forall a : \kappa.\tau$$

We can show:

- $\overline{\Gamma, \Delta', \overline{x:\sigma'}} \vdash_{\text{tm}} u_i \sigma : \tau$, by T_TAPP.
- $\overline{\Gamma \vdash_{\text{alt}} p_i \rightarrow (u_i \sigma) : T \overline{\tau'} \rightarrow \tau}$, by T_ALTCON.
- $\Gamma \vdash_{\text{tm}} \mathbf{case} \ e \ \mathbf{of} \ p \rightarrow (u \ \sigma) : \tau, \text{ by T_CASE.}$
- » Cases CASECAPP and CASECAST are analogous to CASETAPP
- » Case LAMAPP. By inversion we have:
 - $\Gamma \vdash_{\rm tm} \lambda x : \sigma.e : \sigma \to \tau$
 - $\Gamma, x : \sigma \vdash_{\mathrm{tm}} e : \tau$
 - $-\Gamma \vdash_{\mathrm{tm}} u : \sigma$

We can show:

- $\Gamma \vdash_{\text{bind}} x : \sigma \leftarrow u$, by T_BIND.
- $\Gamma \vdash_{\text{tm}} \text{let} \{x : \sigma = u\} \text{ in } e : \tau, \text{ by } T_\text{LetRec.}$

» Case CASEAPP. By inversion we have:

- $\Gamma \vdash_{\mathrm{tm}} \mathbf{case} \ e \ \mathbf{of} \ \overline{p \to u} \ : \ \sigma \to \tau$
- $\overline{\Gamma \vdash_{\text{alt}} p_i \rightarrow u_i \ : \ T \ \overline{\tau'} \rightarrow (\sigma \rightarrow \tau)}$
- $\overline{\Gamma, \Delta', \overline{x': \sigma'}} \vdash_{\mathrm{tm}} u_i : \sigma \to \tau$
- $-\Gamma \vdash_{\mathrm{tm}} e' : \sigma$

We can show:

- Γ , Δ' , $\overline{x':\sigma'}$, $x:\sigma \vdash_{\mathrm{tm}} u_i x : \tau$, by T_APP.
- $\overline{\Gamma, x: \sigma \vdash_{\text{alt}} p_i \rightarrow (u_i x) : T \overline{\tau'} \rightarrow \tau}$, by T_ALTCON.
- $\Gamma, x : \sigma \vdash_{\text{tm}} \mathbf{case} \ e \ \mathbf{of} \ \overline{p \rightarrow (u \ x)} \ : \ \tau, \text{by T_CASE.}$
- $\Gamma \vdash_{\text{bind}} x : \sigma \leftarrow e'$, by T_BIND.
- $\Gamma \vdash_{\text{tm}} \text{let} \{x : \sigma = e'\} \text{ in } (\text{case } e \text{ of } \overline{p \rightarrow (u x)}) : \tau, \text{ by } T_\text{LetRec.} \}$
- » Case BINDNONREP. By inversion we have:
 - $\Gamma, \Gamma_{\overline{b}}, x_i : \sigma_i \vdash_{\text{tm}} u : \tau$, where $\Gamma_{\overline{b}}$ represents all let-binders except $x_i : \sigma_i$.

We can show:

- $\Gamma, x_i : \sigma_i \vdash_{\text{tm}} \text{let} \{b_1; ...; b_{i-1}; b_{i+1}; ...; b_n\} \text{ in } u : \tau, \text{ by T_LETREC.}$
- $\Gamma \vdash_{\text{tm}} (\text{let} \{b_1; ...; b_{i-1}; b_{i+1}; ...; b_n\} \text{ in } u)[e_i/x_i] : \tau$, by the substitution lemma (lemma D.1.1).
- » Case LIFTNONREP. By inversion we have:
 - Γ , $\Gamma_{\overline{b}}$, $x_i : \sigma_i \vdash_{\text{tm}} u : \tau$, where $\Gamma_{\overline{b}}$ represents all let-binders except $x_i : \sigma_i$.

We can show:

- $\Gamma \vdash_{\text{tm}} f : \overline{\tau'} \rightarrow \sigma_i$, by the definition of free variables, and the repeated application of the T_ABS rule.
- $\Gamma \vdash_{\text{tm}} f \overline{z} : \sigma_i$, by T_APP.
- $\Gamma, x_i : \sigma_i \vdash_{\text{tm}} \text{let} \{b_1; ...; b_{i-1}; b_{i+1}; ...; b_n\}$ in $u : \tau$, by T_LETREC.
- $\Gamma \vdash_{\text{tm}} (\text{let} \{b_1; ...; b_{i-1}; b_{i+1}; ...; b_n\} \text{ in } u) [(f \overline{z})/x_i] : \tau$, by the substitution lemma (lemma D.1.1).
- » Case TypeSpec. By inversion we have:
 - $\Gamma \vdash_{\mathrm{tm}} f \overline{e} : \forall a : \kappa \to \tau.$
 - $\Gamma \vdash_{\mathrm{tm}} f : \overline{\tau'} \to \forall a : \kappa \to \tau$
 - $\overline{\Gamma \vdash_{\mathrm{tm}} e_i : \tau'_i}$
 - $-\Gamma \vdash_{\mathrm{tv}} \sigma' : \kappa$

We can show:

- $\Gamma, \overline{x:\tau'} \vdash_{tm} (\Gamma@f) \overline{x} \sigma : \tau$, by: the precondition that globally bound expression are correctly typed, repeated use of T_APP, followed by T_TAPP.
- $\Gamma \vdash_{\text{tm}} \overline{\lambda x : \tau'}(\Gamma@f) \overline{x} \sigma : \overline{\tau'} \to \tau$, by repeated use of T_ABS.
- $\Gamma \vdash_{\text{tm}} f' \overline{e} : \tau$, by repeated use of T_APP.
- » The cases COSPEC, NONREPSPEC, and CASTSPEC, are analogous to the above case.
- » Case CASECASE. By inversion we have:
 - $\Gamma \vdash_{\mathrm{tm}} \mathbf{case} \ e \ \mathbf{of} \ \{p_1 \rightarrow u_1; ...; p_n \rightarrow u_n\} \ : \ T \ \overline{\tau'}$
 - $\Gamma \vdash_{\mathrm{tm}} e : T' \overline{\tau''}$
 - $\overline{\Gamma \vdash_{\text{alt}} p_i \to u_i : T' \overline{\tau''} \to T \overline{\tau'}} \\ \overline{\Gamma, \Delta', \overline{x: \sigma'} \vdash_{\text{tm}} u_i : T \overline{\tau'}}$

$$-\overline{\Gamma,\Delta',\overline{x:\sigma'}} \vdash_{\mathrm{tm}} u_i : T\overline{\tau'}$$

$$- \Gamma \vdash_{\text{alt}} p'_i \to u'_i : T' \overline{\tau'} \to \tau$$

We can show:

- $\overline{\Gamma, \Delta', \overline{x:\sigma'}} \vdash_{\text{tm}} \mathbf{case} \ u_i \ \mathbf{of} \ \overline{p' \to u'} : \tau$, by T_CASE.
- $\overline{\Gamma \vdash_{\text{alt}} p_i \rightarrow \text{case } u_i \text{ of } \overline{p' \rightarrow u'} : T' \overline{\tau'' \rightarrow \tau}, \text{ by T_ALTCON.}$
- $-\Gamma \vdash_{tm}$ case *e* of $\{p_1 \rightarrow case \ u_1 \text{ of } \overline{p' \rightarrow u'}; ...; p_n \rightarrow case \ u_n \text{ of } \overline{p' \rightarrow u'}\} : \tau$, by T_CASE.
- » Case INLINENONREP is correct by the precondition on the lemma, that for every expression binding $f_i : \sigma_i = e_i$ in Γ , $\Gamma \vdash_{\text{tm}} e_i : \sigma_i$ holds.
- » Case, the third variant of CASECON. By inversion we have:
 - $\Gamma \vdash_{\text{alt}} p_0 \to u_0 : T \overline{\tau'} \to \tau.$
 - $-\Gamma, \Delta', \overline{x:\sigma'} \vdash_{\mathrm{tm}} u_0 : \tau.$

We can show:

- $\Gamma \vdash_{\text{tm}} u_0 : \tau$, by the definition of free variables.

D.2 Semantics preservation

We need to show that the transformations do not change the meaning of expression, that they preserve the semantics. We state our semantics preservations theorem as follows:

Theorem: D.2.1. Let $e \longrightarrow^* e'$ be the repeated application of the step reduction rules (appendix C) on the expression e to get a new expression e'. Let e_t be the result of applying one of the rewrite rules to e, then there exists an e' such that $e \longrightarrow^* e'$ and $e_t \longrightarrow^* e'$.

Proof. Many of the rewrite rules are a direct implementation of the operational semantics of System FC, and thus semantics preserving by definition.

We thus present the cases that are *not* a direct implementation of the operational semantics:

- » CASECASE transformation:
 - The precedent is: case (case *e* of $\overline{p \to u}$) of $\overline{p' \to u'}$.
 - The antecedent is: case *e* of $\overline{p} \rightarrow \text{case } u$ of $\overline{p' \rightarrow u'}$.

We show that the transformation is semantics preserving by showing that both the precedent and the antecedent reduce to the same alternative in $\overline{p' \rightarrow u'}$, u_j . We demonstrate the reduction steps for those situations where the subjects and alternatives always reduce to a constructor application, which we indicate by K^* .

The precedent reduces to:

$$1. \frac{\operatorname{case}\left(\operatorname{case} e \text{ of } \overline{p \to u}\right) \text{ of } \overline{p' \to u'} \longrightarrow^{*} \operatorname{case}\left(\operatorname{case} K^{*} \text{ of } \overline{p \to u}\right) \text{ of } \overline{p' \to u'}}{\operatorname{case}\left(\operatorname{case} e \text{ of } \overline{p \to u}\right) \text{ of } \overline{p' \to u'} \longrightarrow^{*} \operatorname{case} u_{i} \text{ of } \overline{p' \to u'}}{\operatorname{case}\left(\operatorname{case} e \text{ of } \overline{p \to u}\right) \text{ of } \overline{p' \to u'} \longrightarrow^{*} \operatorname{case} K_{i}^{*} \text{ of } \overline{p' \to u'}}{\operatorname{case}\left(\operatorname{case} e \text{ of } \overline{p \to u}\right) \text{ of } \overline{p' \to u'} \longrightarrow^{*} \operatorname{case} K_{i}^{*} \text{ of } \overline{p' \to u'}}$$

The antecedent reduces to:

	1.	case e of $\overline{p \to \text{case } u \text{ of } \overline{p' \to u'}} \longrightarrow^* \text{case } K^* \text{ of } \overline{p \to \text{case } u \text{ of } \overline{p' \to u'}}$
2.		case e of $\overline{p \rightarrow case \ u \ of \ \overline{p' \rightarrow u'}} \longrightarrow^* case \ u_i \ of \ \overline{p' \rightarrow u'}$
2		case e of $\overline{p \rightarrow \text{case } u \text{ of } \overline{p' \rightarrow u'}} \longrightarrow^* \text{case } K_i^* \text{ of } \overline{p' \rightarrow u'}$
1.		case e of $\overline{p \rightarrow case \ u \ of \ \overline{p' \rightarrow u'}} \longrightarrow^* u'_j$

Here:

- 1. Indicates the repeated application of the S_CASE rule, followed by either the S_CASEMATCH or S_CASEDEF rule.
- 2. Indicates the repeated application of the S_CASE rule.

The cases where the subjects and alternatives reduce to: coerced values, let-expressions, or primitive applications, are straightforward and similarly tedious.

Acronyms

Α	ALU ANF ASIC AST	arithmetic logic unit administrative normal form application-specific integrated-circuit abstract syntax tree
В	BSV	BlueSpec SystemVerilog
С	CλaSH CPU CSE	CAES language for synchronous hardware central processing unit common sub-expression elimination
D	DSL DSP	domain specific language digital signal processing
F	FFT FIFO FIR FPGA	fast fourier transform first-in-first-out buffer finite impulse response field programmable gate array
G	GADT GHC GPU	generalized algebraic data type Glasgow Haskell compiler graphics processing unit
Η	HDL HLS	hardware description language high-level synthesis
L	LHS LUT	left hand side look-up table
М	MAC	multiply-and-accumulate
R	RHS RTL	right hand side register-transfer level
S	S.A.C. SMxV	stand alone complex sparse matrix-vector multiplication
Т	TRS	term rewrite system
V	VHDL VHSIC VLSI	VHSIC hardware description language (HDL) very high speed integrated circuit very-large-scale integration

BIBLIOGRAPHY

- [1] A. Acosta. ForSyDe tutorial. https://forsyde.ict.kth.se/trac/wiki/ ForSyDe/Haskell/ForSyDeTutorial, January 2011. (Cited on page 31).
- [2] V. Akella and G. Gopalakrishnan. From Process-Oriented Functional Specifications to Efficient Asynchronous Circuits. In *Proceedings of the 5th International Conference on VLSI Design*, pages 324–325. IEEE, January 1992. doi: 10.1109/ICVD.1992.658072. (Cited on page 7).
- [3] P. J. Ashenden. *The Designer's Guide to VHDL*. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 3rd edition, 2008. ISBN 978-0-12-088785-9. (Cited on page 16).
- [4] C. Baaij. CλasH: From Haskell To Hardware. Master's thesis, University of Twente, December 2009. URL http://essay.utwente.nl/59482/. (Cited on page 13).
- [5] H. Barendregt. *The Lambda Calculus: Its Syntax and Semantics*. Studies in Logic and the Foundations of Mathematics. Elsevier Science, 1985. ISBN 978-0-08-093375-7. (Cited on page 25).
- [6] J. M. Bell, F. Bellegarde, and J. Hook. Type-Driven Defunctionalization. In Proceedings of the 2nd International Conference on Functional Programming (ICFP), pages 25–37, 1997. doi: 10.1145/258948.258953. (Cited on page 98).
- [7] P. Bjesse, K. Claessen, M. Sheeran, and S. Singh. Lava: Hardware Design in Haskell. In *Proceedings of the 3rd International Conference on Functional Programming (ICFP)*, pages 174–184. ACM, 1998. ISBN 1-58113-024-4. doi: 10.1145/289423.289440. (Cited on pages 10, 26, and 27).
- [8] T. Bollaert. Catapult Synthesis: A Practical Introduction to Interactive C Synthesis. In P. Coussy and A. Morawiec, editors, *High-Level Synthesis*, pages 29–52. Springer Netherlands, 2008. ISBN 978-1-4020-8587-1. doi: 10.1007/978-1-4020-8588-8_3. (Cited on page 4).
- [9] E. C. Brady. IDRIS —: Systems Programming Meets Full Dependent Types. In Proceedings of the 5th Workshop on Programming Languages Meets Program Verification (PLPV), PLPV '11, pages 43–54, New York, NY, USA, 2011. ACM. ISBN 978-1-4503-0487-0. doi: 10.1145/1929529.1929536. (Cited on page 62).
- [10] R. K. Brayton, A. L. Sangiovanni-Vincentelli, C. T. McMullen, and G. D. Hachtel. *Logic Minimization Algorithms for VLSI Synthesis*. Kluwer Academic Publishers, Norwell, MA, USA, 1984. ISBN 0898381649. (Cited on page 91).

- [11] M. M. T. Chakravarty, G. Keller, and S. P. Jones. Associated Type Synonyms. In Proceedings of the 10th International Conference on Functional Programming (ICFP), ICFP '05, pages 241–253, New York, NY, USA, 2005. ACM. ISBN 1-59593-064-7. doi: 10.1145/1086365.1086397. (Cited on pages 60 and 75).
- [12] J. Cong, B. Liu, S. Neuendorffer, J. Noguera, K. Vissers, and Z. Zhang. High-Level Synthesis for FPGAs: From Prototyping to Deployment. *Computer-Aided Design* of Integrated Circuits and Systems, IEEE Transactions on, 30(4):473–491, April 2011. ISSN 0278-0070. doi: 10.1109/TCAD.2011.2110592. (Cited on page 6).
- [13] P. Coussy, D. D. Gajski, M. Meredith, and A. Takach. An Introduction to High-Level Synthesis. *IEEE Design & Test of Computers*, 26(4):8–17, 2009. ISSN 0740-7475. doi: 10.1109/MDT.2009.69. (Cited on page 3).
- [14] Design, Automation & Test in Europe (DATE) conference. University Booth 2011 Programme. http://www.date-conference.com/date11/node/4165, March 2011. (Cited on page 141).
- [15] R. A. Eisenberg and S. Weirich. Dependently Typed Programming with Singletons. In *Proceedings of the 2012 Haskell Symposium*, Haskell '12, pages 117–130, New York, NY, USA, 2012. ACM. ISBN 978-1-4503-1574-6. doi: 10.1145/2364506.2364522. (Cited on page 62).
- [16] R. A. Eisenberg, D. Vytiniotis, S. Peyton Jones, and S. Weirich. Closed Type Families with Overlapping Equations. In *Proceedings of the 41st Symposium on Principles of Programming Languages (POPL)*, pages 671–683, New York, NY, USA, 2014. ACM. ISBN 978-1-4503-2544-8. doi: 10.1145/2535838.2535856. (Cited on page 75).
- [17] S. Frankau. Hardware Synthesis from a Stream-Processing Functional Language. PhD thesis, University of Cambridge, July 2004. (Cited on page 72).
- [18] M. Gerards, J. Kuper, A. Kokkeler, and B. Molenkamp. Streaming reduction circuit. In *Proceedings of the 12th conference on Digital System Design (DSD)*, pages 287–292, Los Alamitos, CA, USA, August 2009. IEEE Computer Society. ISBN 978-0-7695-3782-5. doi: 10.1109/DSD.2009.141. (Cited on pages 136 and 137).
- [19] D. R. Ghica. Geometry of Synthesis: A structured approach to VLSI design. In Proceedings of the 34th annual Symposium on Principles of Programming Languages (POPL), pages 363–375. ACM, 2007. ISBN 1-59593-575-4. doi: 10.1145/1190216.1190269. (Cited on page 22).
- [20] D. R. Ghica and A. Smith. Geometry of Synthesis II: From Games to Delay-Insensitive Circuits. In Proceedings of the 26th Conference on the Mathematical Foundations of Programming Semantics (MFPS), volume 265 of Electronic Notes in Theoretical Computer Science, pages 301–324. 2010. doi: 10.1016/j.entcs.2010.08.018. (Not cited).
- [21] D. R. Ghica and A. Smith. Geometry of Synthesis III: Resource Management Through Type Inference. In *Proceedings of the 38th Symposium on Principles of Programming Languages (POPL)*, pages 345–356. ACM, 2011. ISBN 978-1-4503-0490-0. doi: 10.1145/1926385.1926425. (Cited on pages 22 and 24).

- [22] D. R. Ghica and A. Smith. Verity The Geometry of Synthesis. http://www.veritygos.org, January 2013. (Cited on pages 22 and 67).
- [23] D. R. Ghica, A. Smith, and S. Singh. Geometry of Synthesis IV: Compiling Affine Recursion into Static Hardware. In *Proceedings of the 16th International Conference on Functional Programming (ICFP)*, pages 221–233. ACM, 2011. ISBN 978-1-4503-0865-6. doi: 10.1145/2034773.2034805. (Cited on pages 22, 25, and 52).
- [24] A. Gill. Type-Safe Observable Sharing in Haskell. In *Proceedings of the 2nd Haskell Symposium*, pages 117–128. ACM, September 2009. ISBN 978-1-60558-508-6. doi: 10.1145/1596638.1596653. (Cited on pages 10 and 27).
- [25] A. Gill. kansas-lava: Kansas Lava is a hardware simulator and VHDL generator. http://hackage.haskell.org/package/kansas-lava, November 2011. (Cited on page 26).
- [26] A. Gill, T. Bull, G. Kimmell, E. Perrins, E. Komp, and B. Werling. Introducing Kansas Lava. Submitted to The International Symposia on Implementation and Application of Functional Languages (IFL), November 2009. URL http://ittc. ku.edu/~andygill/papers/kansas-lava-ifl09.pdf. (Cited on pages 26, 27, 136, and 159).
- [27] A. Gill, T. Bull, A. Farmer, G. Kimmell, and E. Komp. Types and Type Families for Hardware Simulation and Synthesis. In R. Page, Z. Horváth, and V. Zsók, editors, *Trends in Functional Programming*, volume 6546 of *Lecture Notes in Computer Science* (*LNCS*), pages 118–133. Springer Berlin Heidelberg, 2011. ISBN 978-3-642-22940-4. doi: 10.1007/978-3-642-22941-1_8. (Cited on pages 26 and 27).
- [28] Haskell.org. Template Haskell Wiki. http://www.haskell.org/haskellwiki/ Template_Haskell, October 2013. (Cited on pages 27, 31, 144, and 145).
- [29] R. Herveille. CORDIC core. http://opencores.org/project, cordic, September 2014. (Cited on page 147).
- [30] R. Herveille. I2C controller core. http://opencores.org/project,i2c, September 2014. (Cited on pages 142, 147, and 159).
- [31] J. C. Hoe and Arvind. Hardware Synthesis from Term Rewriting Systems. In Proceedings of the 10th International Conference on VLSI, pages 595–619, 1999. (Cited on page 21).
- [32] J. Hughes. Generalising Monads to Arrows. *Science of Computer Programming*, 37 (1-3):67–111, May 2000. ISSN 0167-6423. doi: 10.1016/S0167-6423(99)00023-4. (Cited on page 159).
- [33] IEEE Standard. Verilog Hardware Description Language, 2005. (Cited on page 18).
- [34] IEEE Standard. VHDL Language Reference Manual, 2008. (Cited on page 16).
- [35] IEEE Standard. SystemVerilog Unified Hardware Design, Specification, and Verification Language, 2012. (Cited on page 20).

- [36] X. Jin. Implementation of the MUSIC Algorithm in CλaSH. Master's thesis, June 2014. URL http://essay.utwente.nl/65225/. (Cited on page 135).
- [37] E. Kmett. Lenses, Folds and Traversals. http://lens.github.io, September 2014. (Cited on pages 144 and 165).
- [38] M. Kooijman. Haskell as a higher order structural hardware description language. Master's thesis, University of Twente, December 2009. URL http://essay. utwente.nl/59381/. (Cited on pages 13 and 59).
- [39] J. Kuper and R. Wester. N Queens on an FPGA: Mathematics, Programming, or Both? In *Communicating Process Architectures (CPA)*, United Kingdom, August 2014 (to appear). Open Channel Publishing. (Cited on page 136).
- [40] S. Mac Lane. Categories for the Working Mathematician. Number 5 in Graduate Texts in Mathematics. New York, 1971. ISBN 0387900357. (Cited on page 143).
- [41] G. Martin and G. Smith. High-Level Synthesis: Past, Present, and Future. *IEEE Design & Test of Computers*, 26(4):18–25, 2009. ISSN 0740-7475. doi: 10.1109/MDT.2009.83. (Cited on pages 4 and 6).
- [42] C. Mcbride and R. Paterson. Applicative Programming with Effects. *Journal of Functional Programming*, 18(1):1–13, January 2008. ISSN 0956-7968. doi: 10.1017/S0956796807006326. (Cited on pages 57 and 165).
- [43] M. C. McFarland, A. C. Parker, and R. Camposano. The high-level synthesis of digital systems. *Proceedings of the IEEE*, 78(2):301–318, 1990. ISSN 0018-9219. doi: 10.1109/5.52214. (Cited on page 3).
- [44] G. H. Mealy. A Method for Synthesizing Sequential Circuits. Bell System Technical Journal, 34(5):1045–1079, 1955. ISSN 1538-7305. doi: 10.1002/j.1538-7305.1955.tb03788.x. (Cited on pages 30 and 59).
- [45] A. Megacz. Hardware Design with Generalized Arrows. In A. Gill and J. Hage, editors, *Implementation and Application of Functional Languages*, volume 7257 of *Lecture Notes in Computer Science*, pages 164–180. Springer Berlin Heidelberg, 2012. ISBN 978-3-642-34406-0. doi: 10.1007/978-3-642-34407-7_11. (Cited on page 160).
- [46] N. Mitchell and C. Runciman. Losing Functions without Gaining Data. In Proceedings of the 2nd Symposium on Haskell, pages 13–24. ACM, September 2009. ISBN 978-1-60558-508-6. (Cited on page 99).
- [47] A. Mycroft and R. Sharp. A Statically Allocated Parallel Functional Language. In Proceedings of the 27th International Colloquium on Automata, Languages and Programming (ICALP), volume 1853 of Lecture Notes in Computer Science (LNCS), pages 37–48. Springer-Verlag, 2000. ISBN 978-3-540-67715-4. doi: 10.1007/3-540-45022-X_5. (Cited on pages 21, 22, and 66).
- [48] A. Niedermeier. A Fine-Grained Parallel Dataflow-Inspired Architecture for Streaming Applications. PhD thesis, Univ. of Twente, Enschede, August 2014. (Cited on page 136).

- [49] R. S. Nikhil. Bluespec: A General-Purpose Approach to High-Level Synthesis Based on Parallel Atomic Transactions. In Philippe Coussy and Adam Morawiec, editor, *High-Level Synthesis - From Algorithm to Digital Circuit*, pages 129–146. Springer Netherlands, 2008. (Cited on page 20).
- [50] OpenCores. WISHBONE System-on-Chip Interconnect. http://opencores.org/ opencores, wishbone, June 2010. (Cited on page 142).
- [51] B. O'Sullivan, J. Goerzen, and D. Stewart. *Real World Haskell*, chapter Monads. O'Reilly Media, Inc., 2008. ISBN 978-0-596-51498-3. URL http://book. realworldhaskell.org/read/monads.html. (Cited on pages 144 and 165).
- [52] R. Paterson. A New Notation for Arrows. In Proceedings of the 6th International Conference on Functional Programming (ICFP), ICFP '01, pages 229–240, New York, NY, USA, 2001. ACM. ISBN 1-58113-415-0. doi: 10.1145/507635.507664. (Cited on pages 68 and 159).
- [53] R. Paterson. Arrows and Computation. In Jeremy Gibbons and Oege de Moor, editor, *The Fun of Programming*, pages 201–222. Palgrave, 2003. (Cited on page 68).
- [54] S. Peyton Jones and A. Santos. Compilation by Transformation in the Glasgow Haskell Compiler. In *Functional Programming, Glasgow 1994*, Workshops in Computing, pages 184–204. Springer London, 1995. ISBN 978-3-540-19914-4. doi: 10.1007/978-1-4471-3573-9_13. (Cited on page 99).
- [55] R. Pope and B. Yorgey. first-class-patterns: First class patterns and pattern matching, using type families. http://hackage.haskell.org/package/ first-class-patterns, July 2013. (Cited on pages 28 and 29).
- [56] F. Pottier and N. Gauthier. Polymorphic Typed Defunctionalization. In *Proceedings* of the 31st Symposium on Principles of Programming Languages (POPL), pages 89–98. ACM, 2004. ISBN 1-58113-729-X. doi: 10.1145/964001.964009. (Cited on page 98).
- [57] J. C. Reynolds. Definitional Interpreters for Higher-Order Programming Languages. In Proceedings of the 25th ACM National Conference, pages 717 – 740. ACM Press, 1972. (Cited on page 98).
- [58] I. Sander and A. Jantsch. System Modeling and Transformational Design Refinement in ForSyDe. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 23(1):17–32, January 2004. (Cited on pages 30 and 159).
- [59] R. Sharp and A. Mycroft. The FLaSH Compiler: Efficient Circuits from Functional Specifications. Technical report, AT&T Research Laboratories Cambridge, 2000. (Cited on page 21).
- [60] T. Sheard and S. Peyton Jones. Template meta-programming for Haskell. In Proceedings of the 2002 Workshop on Haskell, pages 1–16. ACM, 2002. ISBN 1-58113-605-6. doi: 10.1145/581690.581691. (Cited on pages 27 and 31).
- [61] J. R. Shewchuk. An introduction to the conjugate gradient method without the agonizing pain. Technical report, Pittsburgh, PA, USA, 1994. URL http://www. cs.cmu.edu/~quake-papers/painless-conjugate-gradient.pdf. (Cited on page 136).

- [62] M. Sulzmann, M. M. T. Chakravarty, S. Peyton Jones, and K. Donnelly. System F with Type Equality Coercions. In *Proceedings of the 2007 International Workshop* on Types in Languages Design and Implementation (TLDI), pages 53–66, New York, NY, USA, 2007. ACM. ISBN 1-59593-393-X. doi: 10.1145/1190315.1190324. (Cited on pages 74, 75, and 79).
- [63] S. Sutheland, S. Davidmann, and P. Flacke. SystemVerilog for Design. Springer US, 2nd edition, 2006. ISBN 978-0-387-36495-7. doi: 10.1007/0-387-36495-1. (Cited on page 18).
- [64] The GHC Team. The GHC Compiler, version 7.6.3. http://haskell.org/ghc, April 2013. (Cited on page 12).
- [65] The GHC Team. GHC API. http://www.haskell.org/ghc/docs/latest/html/ libraries/ghc/index.html, September 2014. (Cited on pages 74 and 75).
- [66] F. Van Nee. To a new hardware design methodology: A case study of the cochlea model. Master's thesis, March 2014. URL http://essay.utwente.nl/64835/. (Cited on page 135).
- [67] J. E. Volder. The CORDIC Trigonometric Computing Technique. *IRE Transactions on Electronic Computers*, EC-8(3):330–334, September 1959. ISSN 0367-9950. doi: 10.1109/TEC.1959.5222693. (Cited on page 147).
- [68] S. Weirich, D. Vytiniotis, S. Peyton Jones, and S. Zdancewic. Generative Type Abstraction and Type-level Computation. In *Proceedings of the 38th Annual Symposium* on Principles of Programming Languages (POPL), pages 227–240, New York, NY, USA, 2011. ACM. ISBN 978-1-4503-0490-0. doi: 10.1145/1926385.1926411. (Cited on pages 74, 75, and 191).
- [69] S. Weirich, J. Hsu, and R. A. Eisenberg. System FC with Explicit Kind Equality. In Proceedings of the 18th International Conference on Functional Programming (ICFP), pages 275–286, New York, NY, USA, 2013. ACM. ISBN 978-1-4503-2326-0. doi: 10.1145/2500365.2500599. (Cited on pages 74, 75, 78, 80, 82, 86, 177, 181, and 185).
- [70] R. Wester and J. Kuper. A space/time tradeoff methodology using higher-order functions. In 22nd International Conference on Field Programmable Logic and Applications (FPL), pages 1–2, USA, 2013. IEEE Computer Society. (Cited on page 136).
- [71] R. Wester and J. Kuper. Design space exploration of a particle filter using higherorder functions. In *Reconfigurable Computing: Architectures, Tools, and Applications,* volume 8405 of *Lecture Notes in Computer Science*, pages 219–226. Springer Verlag, London, United Kingdom, 2014. (Cited on page 135).
- [72] R. Wester and J. Kuper. Deriving stencil hardware accelerators from a single higherorder function. In *Communicating Process Architectures (CPA)*, United Kingdom, August 2014 (to appear). Open Channel Publishing. (Cited on page 135).
- [73] R. Wester, D. Sarakiotis, E. Kooistra, and J. Kuper. Specification of APERTIF Polyphase Filter Bank in CλaSH. In *Communicating Process Architectures (CPA)*, pages 53–64, United Kingdom, August 2012. Open Channel Publishing. (Cited on page 135).

- [74] H. Xi, C. Chen, and G. Chen. Guarded Recursive Datatype Constructors. In *Proceedings of the 30th Symposium on Principles of Programming Languages*, pages 224–235, New York, NY, USA, 2003. ACM. ISBN 1-58113-628-5. doi: 10.1145/604131.604150. (Cited on page 75).
- [75] B. A. Yorgey, S. Weirich, J. Cretin, S. Peyton Jones, D. Vytiniotis, and J. P. Magalhães. Giving Haskell a Promotion. In *Proceedings of the 8th Workshop on Types in Language Design and Implementation (TLDI)*, TLDI '12, pages 53–66, New York, NY, USA, 2012. ACM. ISBN 978-1-4503-1120-5. doi: 10.1145/2103786.2103795. (Cited on pages 61, 74, and 75).
- [76] S. Zefirov. HHDL: Hardware Description Language embedded in Haskell. http: //hackage.haskell.org/package/HHDL, December 2011. (Cited on pages 28 and 29).
- [77] Z. Zhang, Y. Fan, W. Jiang, G. Han, C. Yang, and J. Cong. AutoPilot: A Platform-Based ESL Synthesis System. In P. Coussy and A. Morawiec, editors, *High-Level Synthesis*, pages 99–112. Springer Netherlands, 2008. ISBN 978-1-4020-8587-1. doi: 10.1007/978-1-4020-8588-8_6. (Cited on page 4).
- [78] G. Érdi. A Brainfuck CPU in FPGA. https://github.com/gergoerdi/ brainfuck-cpu-fpga, January 2013. (Cited on page 28).

LIST OF PUBLICATIONS

- [CB:1] C. P. R. Baaij, M. Kooijman, J. Kuper, M. E. T. Gerards, and E. Molenkamp. Tool Demonstration: CLasH - From Haskell to Hardware. In *Proceedings of the 2nd* Symposium on Haskell, page 3. ACM, 2009. doi: 10.1145/1596638.1667736.
- [CB:2] G. J. M. Smit, J. Kuper, and C. P. R. Baaij. A mathematical approach towards hardware design. In P. M. Athanas, J. Becker, J. Teich, and I. Verbauwhede, editors, *Dagstuhl Seminar on Dynamically Reconfigurable Architectures*, number 10281 in Dagstuhl Seminar Proceedings. Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik, Germany, December 2010.
- [CB:3] A. Niedermeier, R. Wester, K. C. Rovers, C. P. R. Baaij, J. Kuper, and G. J. M. Smit. Designing a dataflow processor using ClaSH. In 28th Norchip Conference, page 69. IEEE Circuits and Systems Society, November 2010. doi: 10.1109/NORCHIP.2010.5669445.
- [CB:4] A. Niedermeier, R. Wester, C. P. R. Baaij, J. Kuper, and G. J. M. Smit. Comparing CλaSH and VHDL by implementing a dataflow processor. In *Proceedings* of the Workshop on PROGram for Research on Embedded Systems and Software (PROGRESS), pages 216–221. Technology Foundation STW, November 2010.
- [CB:5] J. Kuper, C. P. R. Baaij, M. Kooijman, and M. E. T. Gerards. Exercises in architecture specification using CλaSH. In *Proceedings of Forum on Specification and Design Languages (FDL)*, pages 178–183. ECSI Electronic Chips & Systems design Initiative, September 2010. doi: 10.1049/ic.2010.0149.
- [CB:6] M. E. T. Gerards, C. P. R. Baaij, J. Kuper, and M. Kooijman. Hiding State in $C\lambda$ aSH Hardware Descriptions. In *Preproceedings of the* 22nd Symposium on Implementation and Application of Functional Languages (IFL), pages 107–119. Utrecht University, August 2010.
- [CB:7] C. P. R. Baaij, M. Kooijman, J. Kuper, W. A. Boeijink, and M. E. T. Gerards. C\u03b1aSH: Structural Descriptions of Synchronous Hardware using Haskell. In Proceedings of the 13th Conference on Digital System Design (DSD), pages 714–721. IEEE Computer Society, September 2010. doi: 10.1109/DSD.2010.21.
- [CB:8] J. Kuper, C. P. R. Baaij, M. Kooijman, and M. E. T. Gerards. Architecture Specifications in CλaSH. In T. J. Kaźmierski and A. Morawiec, editors, System Specification and Design Languages, volume 106 of Lecture Notes in Electrical Engineering (LNEE), pages 191–206. Springer New York, December 2011. doi: 10.1007/978-1-4614-1427-8_12.

- [CB:9] M. E. T. Gerards, C. P. R. Baaij, J. Kuper, and M. Kooijman. Higher-Order Abstraction in Hardware Descriptions with CλaSH. In P. Kitsos, editor, *Proceedings of the* 14th Conference on Digital System Design (DSD), pages 495–502. IEEE Computer Society, August 2011. doi: 10.1109/DSD.2011.69.
- [CB:10] C. P. R. Baaij, J. Kuper, and L. Schubert. SoOSiM: Operating System and Programming Language Exploration. In G. Lipari and T. Cucinotta, editors, *Proceedings of* the 3rd International Workshop on Analysis Tools and Methodologies for Embedded and Real-time System (WATERS), pages 63–68, 2012.
- [CB:11] R. Wester, C. P. R. Baaij, and J. Kuper. A two step hardware design method using C λ aSH. In 22nd International Conference on Field Programmable Logic and Applications (FPL), pages 181–188. IEEE Computer Society, August 2012. doi: 10.1109/FPL.2012.6339258.
- [CB:12] B. N. Uchevler, K. Svarstad, J. Kuper, and C. P. R. Baaij. System-Level Modelling of Dynamic Reconfigurable Designs using Functional Programming Abstractions. In 14th International Symposium on Quality Electronic Design (ISQED), pages 379–385. IEEE, March 2013. doi: 10.1109/ISQED.2013.6523639.
- [CB:13] C.P.R. Baaij and J. Kuper. Using Rewriting to Synthesize Functional Languages to Digital Circuits. In Jay McCarthy, editor, *Trends in Functional Programming* (*TFP*), Provo, UT, USA, May 14-16, 2013, Revised Selected Papers, volume 8322 of Lecture Notes in Computer Science (LNCS), pages 17–33. Springer-Verlag, 2014. ISBN 978-3-642-45339-7. doi: 10.1007/978-3-642-45340-3_2.

This thesis

```
@phdthesis{baaij2015:thesis,
  author={Baaij, Christiaan P.R.},
  title={Digital Circuits in C\aSH -- Functional
    Specifications and Type-Directed Synthesis},
  school={Universiteit Twente},
  address={PO Box 217, 7500AE Enschede, The Netherlands},
  year={2015},
  month={jan},
  day={23},
  number={CTIT Ph.D.-thesis series No. 14-335},
  issn={1381-3617},
  isbn={978-90-365-3803-9},
  doi={10.3990/1.9789036538039}
}
```

